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Abstract
This Ph.D. thesis deals with the development of mass sensitive silicon cantilever sys-
tems integrated with complementary metal oxide semiconductor (CMOS). The princi-
ple is based on the change in resonance frequency as mass adsorb onto the cantilever,
which is measured using the signal amplification circuitry of the CMOS.
The cantilever is made to oscillate by using electrostatic actuation, and the resonance
frequency is measured by capacitive readout as the cantilever oscillates in close prox-
imity to a parallel electrode. The capacitive detection method necessitates CMOS
integration due to the need to minimize the parasitic capacitance contribution, which
otherwise would screen the resonance signal. The CMOS integration is achieved by
adopting a post-process scheme on standard CMOS.
By reducing the dimensions of the cantilever to the nanometer regime, and conse-
quently increasing the resonance frequency, an increased mass sensitivity is achieved.
Hence, in order to define nanoresonators the use of lithography techniques such as
electron beam lithography, scanning force microscopy based nanolithography, and di-
rect write laser lithography have been evaluated. Resonator structures comprising
of cantilevers having widths of 400 nm, a thickness of 600 nm, and a length of 20
  m, having a resonance frequency of the order of 1.5 MHz have successfully been fab-
ricated onto pre-processed standard CMOS. The developed post-process is directly
transferable onto state-of-the-art CMOS.
The devices have been characterized in ambient air and vacuum conditions and the
mass sensitivity has been determined by adding point masses onto the cantilever. The
resulting mass sensitivity is of the order of attogram (10−21 kg), which is the same
order of magnitude as a single medium size biomolecule such as heme.
Possible applications are found within the field of biosensors, in detection of hazardous
or non-hazardous agents such as explosives, nerve gas, gas system diagnostics. An-
other possible application is characterization and calibration of advanced lithography




Denne afhandling behandler udviklingern af massesensorer baseret p˚a silicium bjælker
(eng: cantilever), som er integreret med komplementerende metal-oxid-halvledere
(eng: CMOS). Ændringen i silicium bjælkens resonansfrekvens for˚arsaget af masse
adsorption detekteres af CMOS-forstærkeren.
Ved at p˚atrykkeen vekselspænding mellem cantileveren og en parallel elektrode, ini-
tieres cantileverens vibration. Da cantileveren vibrerer, n˚ar den er i nærheden af en
elektrode-overflade, bliver der skabt en vekslende kapacitet mellem dem, som bliver
detekteret af de integrerede kredse. CMOS integration er nødvendig, da dette sig-
nal er meget svagt og ville drukne i støjen skabt af ydre kapacitets-kilder. CMOS
integrationen af cantilever strukturen er sket gennem mikro- og nanofabrikation efter
fremstilling af de integrerede kredse.
Ved at reducere størrelsen p˚a cantileverne til nanometer-dimensioner, og derigennem
øge resonansfrekvensen, opn˚as en øget masseflsomhed. Dermed er litografi-teknikker
som elektronstr˚alelitografi, atomkraftsmikroskopi-baseret nanolitografi samt direkte
laserlitografi undersøgt for struktureringen af nanocantilevere p˚a standart CMOS.
Cantilevere med en bredde p˚a 400 nm, en tykkelse p˚a 600 nm og en længde p˚a 20
  m, som har en resonans-frekvens i størrelsesordenen 1.5 MHz er fremstillet p˚a stan-
dart CMOS. Den udviklede fabrikationsteknik kan endog anvendes p˚a mere avanceret
CMOS teknologier.
Fremstillede strukturer er karakteriseret i luft samt vacuum og massefølsomheden er
undersøgt ved at placere punktmasser p˚a cantileveren. Derved er en massef ølsomhed i
størrelsesorden af et attogram (10−21 kg) blevet bestemt. Dette er i samme størrelsesorden
som en enkelt middelstort biomolekyle.
Mulige anvendelsesomr˚ader findes indenfor biosensorindustrien, indenfor gas detek-
tion af farlige emner som eksempelvis sprænstofer og nerve-gasser, samt diagnosticer-
ing af gassystemer. Et yderligere anvendelsesomr˚ade er karakteriseringen og kali-




Denna avhandling behandlar utvecklingen av mass-sensorer baserade p˚a kiselres-
onatorer vilka a¨r integrerade med komplementerande metalloxid-halvledare (eng: CMOS).
Fo¨ra¨ndringen i kiselresonatorns resonansfrekvens orsakad av massadsorption detek-
teras av CMOS-fo¨rsta¨rkaren.
Genom att applicera en va¨xelspa¨nning mellan resonatorn och en parallell elektrod
initieras vibrationen av resonatorn. Eftersom resonatorn vibrerar na¨ra en electrod
skapas en alternerande kapacitans mellan dem, vilken detekteras av de integrerade
CMOS-kretsarna. CMOS-integration a¨r en no¨dva¨ndighet eftersom den kapacitiva
signalen a¨r mycket svag och annars skulle do¨ljas i bruset skapat av externa kapaci-
tanska¨llor. CMOS-integrationen av resonatorstrukturen har skett genom mikro- och
nanofabrikation efter framsta¨llningen av de integrerade CMOS-kretsarna.
Genom att reducera storleken av resonatorn till dimensioner i nanometerstorlek, och
da¨rigenom ho¨ja resonansfrekvensen, erh˚alls en o¨kad masska¨nslighet. Da¨rmed har
lithografi-tekniker som elektronstr˚ale-lithografi, atomkraftsmikroskopi baserad nano-
lithografi samt direkt laser-lithografi underso¨kts fo¨r stuktureringen av nanoresonatorer
p˚a CMOS. Resonatorer med en bredd av 400 nm, en tjocklek av 600 nm och en la¨ngd
av 20   m, som har en resonansfrekvens i storleksordningen 1.5 MHz har tillverkats
p˚a standard CMOS. Den utvecklade fabrikationstekniken kan a¨ven tilla¨mpas p˚a mer
avancerade CMOS-teknologier.
Tillverkade strukturer har karakteriserats i luft och i vakuum och masska¨nsligheten
har underso¨kt genom att placera punktmassor p˚a resonatorn. Ha¨rigenom har en
masska¨nslighet besta¨mts i storleksordningen av attogram (10−21 kg). Detta a¨r i
samma storleksordning som en enda medelstor biomolekyl, t.ex. hemin.
Mo¨jliga anva¨ndningsomr˚aden finns inom biosensorindustrin, inom gasdetektion av
farliga a¨mnen som t.ex. spra¨ngmedel och nervgaser, inom diagnostisering av gas-
system. Ytterligare ett tilla¨mpningsomr˚ade finns inom karakteriseringen och kali-
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Chapter 1
Introduction
A sensor is a system which senses a specific force, compound or physical phase change
and renders an analyzable data output. A sensor can be exemplified as consisting
of three major parts, Fig. 1.1(a), a sensing layer, a transducer and an actuator. An
example of an optimized chemical sensor used by everyone, all the time, is the nose.
The sensation of smell is nothing but small quantities of chemicals which are sensed
by the olfactory membrane inside the nose, as illustrated in Fig. 1.1(b). The olfactory
membrane is the biological recognition element, the nerve cells are the transducers of
the response of the olfactory membrane and finally our brain is the actuator which
transforms the nerve signal into a sensation of smell. Today we have the possibility to
mimic nature and develop artificial noses [1] based on cantilever sensor arrays capable
of multiple component detection.
Figure 1.1: Schematic representation of the parts of a sensor (a) and the analogy with the
human nose (b).
In order to have biosensors which meet the needs from industry, e.g. the pharma-
ceutical industry, a few demands need to be fulfilled. The sensor must achieve high
sensitivity, it needs to be fast, preferably have some degree of parallelization, and
perhaps most importantly it should be cheap. Cantilever sensors fulfill all these de-
mands.
1
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1.1 Cantilever Based Sensing
Micromachined cantilevers have been used for force sensing since the 1980’s as a result
of the development of scanning probe microscopy (SPM) techniques initiated by the
invention of scanning tunnelling microscopy in 1982 by Binning et al. [2]. Scanning
force microscopy (SFM) [3] is a technique based on the detection of force due to tip-
sample interaction as a micrometer sized cantilever having a sharp tip at the apex, is
scanned over a surface as illustrated in Fig. 1.2.
Figure 1.2: Illustration of the principle of SFM. The forces interaction between a sharp
tip and the surface can be used for high sensitivity surface metrology.
The force acting on the tip bends the cantilever which acts as a force transducer.
Since then the use of micromachined cantilevers have not only been restricted to force
sensing, but also for biosensor applications. In 1995 Ratieri et al. [4] measured sur-
face stress changes of an SFM cantilever caused by the adsorption of molecules onto
one side of the cantilever. Today cantilevers are used for sensing of DNA, proteins,
antigen-antibody reactions, and gases. [5][6][7][8][9]
The major benefits of using cantilever sensors are:
- High sensitivity
- Real time measurements in situ
- Label free detection
- Possible to Miniaturize
- High trough-put fabrication
- Possible to fabricate and measure on arrays of cantilevers
Furthermore, due to the development of batch process fabrication technologies for the
silicon (Si) integrated circuitry (IC) business, micromachining of Si cantilevers has
become a low-cost task.
Some specific disadvantages using cantilevers as sensors include:
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- Mechanism of surface stress change not fully understood.
- Sensitive to everything (e.g. unspecific binding of molecules, changes in temper-
ature, pressure, viscosity, or turbulence)
- Detection in liquid limits the methods for actuation/readout.
Cantilever sensing can be divided into two categories, as illustrated in Fig. 1.3:
- Static cantilever measurements; associated with the detection of a static deflec-
tion of the cantilever.
- Dynamic cantilever measurements; associated with the detection of a resonance
frequency change as a result of changed mass and surface stress of the cantilever
system.
Figure 1.3: Schematic representation of static and dynamic cantilever sensing.
1.1.1 Static System
Static cantilever systems are based on the detection of static cantilever deflection.
Such systems can be used for biosensing where a molecule/cantilever reaction causes
cantilever surface stress changes. Another possibility is to use bimetallic cantilever
systems for temperature sensing, monitoring the deflection of the bimetallic cantilever
due to temperature changes. The artificial nose system developed by Baller et al. [1]
was used for high sensitivity detection of various alcohols by coating the cantilever
with a thin polymer layer, and Fritz et al. [5] used a similar cantilever array for
monitoring DNA hybridization. Wu et al. [6] describes a method to use similar mi-
crocantilever arrays for the detection of prostate cancer specific antigens in human
serum.
A benefit of using static cantilever measurements compared to dynamic cantilever mea-
surements is that it offers a degree of simplicity since no actuation method needs to
be considered. The disadvantages is that generally careful calibrations are needed
and also the presence of an on-chip reference system is crucial in order to reduce the
effects of unspecific events.
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Static Readout
The readout is traditionally achieved by means of optical detection [10], as in common
SFM systems, for which a laser beam is reflected on one side of the cantilever and the
position of the reflected beam is monitored using position sensitive photo detectors.
Other optical detection techniques are based on diffraction or interferometric detec-
tion. [11][12]
Another detection technique is piezoresistive readout [13][14]. When most materials
are strained the strain induces changes of the electrical resistivity of the material.
However, for a piezo-resistive material this effect is much larger compared to other
materials. Single crystalline Si (s-Si) is piezoresistive, and combined with excellent
mechanical properties it is often used as structural material for cantilever sensors. The
change in resistance due to changes of surface stress is often detected by adopting a
Wheatstone bridge configuration. Some benefits of piezoresistive read-out are that
they are unaffected by optical artifacts which might arise as one is measuring in a
liquid medium, there is no need for bulky optical equipment, or for laser alignment,
and the read-out electronics can be integrated on a single chip platform.
1.1.2 Dynamic System
Dynamic cantilever measurements are based on measuring the resonance frequency
of a cantilever, and the change in resonance frequency as matter adsorb onto the
cantilever. The resonance frequency change is due to the change in mass as well
as the change in surface stress of the cantilever. The merits compared to static
cantilever measurements is that dynamic cantilever measurements give both absolute
information regarding the mass of the adsorbed compound as well as the surface
stress without the need of careful calibration. Ono et al. [15] describe the detection
of hydrogen storage in carbon nanotubes deposited on a microcantilever. Thundat et
al. has demonstrated the use of polymer coated microresonators for vapour detection
with picogram sensitivity [16] as well as radiation dosimetry [17]. Ilic et al. [18]
demonstrated the possibility to measure the mass of single viruses having a average
mass of the order of a few femtograms.
Dynamic measurements are not well suited for measurements in a liquid medium due
to the liquid damping. Compared to static systems the actuation of the cantilever
needs to be considered. In the following sections some main actuation and read-out
methods will be described, Fig 1.4.
Dynamic Actuation
The actuation of micrometer sized objects into mechanical resonance is a non-trivial
task. The most common actuation method adopted from SFM applications is by
piezoelectrical means [7][20][21]. Piezoelectrical materials induce electric charge as
they are mechanically strained. Consequently, imposing a sinusoidal bias perturba-
tion on a piezoelectrical material induces a sinusoidal mechanical response. In SFM
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Figure 1.4: Schematic representation of various dynamic cantilever actuation and read-
out principles [19].
applications the cantilever is mounted on a piezoelectric plate and when a sinusoidal
bias is applied the piezoelectric plate starts to vibrate. By sweeping the frequency of
the bias it may initiate a mechanical resonance mode of the cantilever. The benefits of
piezoelectric actuation are, low power consumption, and miniaturizability on a single
chip. A disadvantage is that common piezoelectric materials, e.g. zinc oxide (ZnO)
or lead zirconate titanate (Pb(Zr,Ti)O3), are not compatible with IC processing.
Thermal actuation can be achieved by optical heating by focusing a periodically ac-
tivated laser beam on the cantilever. The irradiation generates heat stress which
can actuate the cantilever into resonance. Lavrik et al. [22] used the technique for
the detection of the chemisorption of 11- mercaptoundecanoic acid on the surface of
gold-coated microcantilvers with a sensitivity of the order of femtogram. Another
approach using thermal actuation is by adding an additional heating resistor on the
bottom of a composite cantilever. When the composite cantilever is heated, by run-
ning a current through the resistor, the difference in heat expansion of the composite
materials will give rise to a bending moment (bi-morph effect). Hagleitner et al. [23]
have reported on actuation frequencies of 380 kHz using CMOS integrated cantilevers
based on piezoresistive readout achieving detection of toluene at the single ppm level.
A disadvantage of using thermal actuation is related to the fast cooling time constant
needed for the composite materials to ensure excitation at higher frequencies. Fur-
thermore, the heat generation might affect the properties as a chemical sensor since
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heat can modify or destroy the compound which is to be measured.
Magnetic actuation can be achieved by adding a magnetic material on the cantilever
and applying an external sinusoidal magnetic field creating a sinusoidal bending force
acting on the cantilever. Another approach is by applying an sinusoidal current
to a cantilever having an incorporated conductor, and at the same time applying
a constant external magnetic field. This generates Lorentz forces which initiate a
mechanical vibration. The benefits of magnetic actuation is low power consumption (if
the magnetic field is strong enough). The disadvantage consist of increased fabrication
complexity since a permanent magnet must be incorporated on the sensor.
Electrostatic actuation is achieved by placing the cantilever close to a fixed parallel
plate driver electrode. As an sinusoidal bias is applied to the driver electrode the
electrostatic interaction between the driver and the cantilever induces a sinusoidal
force (attractive/repulsive) acting on the suspended cantilever, which initiates a me-
chanical vibration. The distance between the cantilever and the driver should be of
the order of a   m in order to reduce the actuation voltage needed. The technique
has been used by Blanc et al. [24] for dynamic mode SFM. The technique is suitable
for detection in gas environment, especially in vacuum due to the reduced damping
between cantilever and driver. The disadvantages are that this system can not be
operated in a liquid due to Faradic currents.
Dynamic Read-Out
Another challenge is the read-out of the tiny vibrations, of tiny cantilevers, at high
frequencies. As for static read-out the most common dynamic read-out method is still
to use optical detection as in SFM. Such systems use a position sensitive photodetector
to detect the reflected laser beam from the apex of the cantilever. This is a sensitive
method but due to the finite size of the laser beam the cantilever needs to have a width
of at least a few micrometers. Another optical detection technique which enables
resonance measurement on nanometer sized structures is laser doppler vibrometry [25].
Laser doppler vibrometry is based on measuring the doppler shift of the reflected
laser beam from the cantilever. Kim et al. [26] has used the technique on 100 nm
wide, 2   m long and 300 nm thick Si resonators measuring resonance frequencies
of 91 MHz. The common weakness of optical read-out techniques is the difficulties
arising when measuring in liquids, mainly due to optical adsorption and diffraction
phenomena. Furthermore, they need lasers, photo detectors or more advanced optics,
and preferably long beam pathways which results in a bulky measurement system
with reduced possibility for miniaturization on a single chip platform.
Piezoresistive read-out is another common read-out technique since the most com-
mon cantilever materials, single crystalline silicon and poly crystalline silicon both
are piezoresistive materials (at appropriate doping levels). The change in resonance
frequency is measured as a change in the resistivity of the incorporated piezoresistors.
The method enables integration on a single chip and Lange et al. [27] has demonstrated
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measurement of gas-phase concentrations of n-octane and toluene in the single-ppm
range. However, the method limits the miniaturization of the cantilever to the   m-
regime since piezoresistor wiring needs to be fitted on to the cantilever.
The reverse process to the magnetic actuation principle can be used for detection.
The vibration of a cantilever with a incorporated conductor, in a constant magnetic
field, generates an induced sinusoidal voltage which is measured. [28]
Capacitive read-out is achieved by placing the cantilever in close proximity to a fixed
parallel plate electrode. As the cantilever vibrates a sinusoidal capacitance is gener-
ated between the cantilever and the electrode, which is a measure of the cantilever
resonance. The method has been used for SFM applications [24][29]. Capacitive
read-out is highly suitable for miniaturization on a single chip platform, and is ideal
for gas phase operation. However, careful design of the cantilever/electrode system
needs to be conducted in order to reduce the air damping between the cantilever and
electrode structure. The distance between the cantilever and electrode must be small,
of the order of a few   m or below, and preferably the thickness/width-ratio should
be large giving a large surface area towards the driver electrode in order to have a
measurable capacitance signal. As the cantilever area facing the driver electrode is
reduced the capacitance is also reduced. A small capacitance signal necessitates some
kind of integrated electronics in order to reduce the noise level caused by the parasitic
capacitance contribution from wiring and external electronics, which could entirely
screen the capacitance signal originating from the vibration of the cantilever.
1.2 CMOS integrated cantilever sensor systems
CMOS integration has been an attractive route for cantilever sensing due to the pos-
sibility to add on ”smart” features such as frequency tracking and Q-factor enhance-
ment [8][30][31]. Pioneering work has been achieved by Baltes et al. [8][23][32] who in
1989 highlighted a new approach based on system-on-chip (SoC) integrating MEMS
with CMOS. The realization of CMOS integrated cantilever sensor systems can be di-
vided into three fabrication approaches: pre-processing, intermittent processing, and
post-processing.
1.2.1 CMOS Pre-processing
Sensor fabrication by CMOS pre-processing is achieved by first making the can-
tilever/transducer structures and then afterwards initiating the CMOS fabrication.
This allows a wide range of materials and processes to be used for the making
of the cantilever/transducer since high temperature (T>400◦C) processing may be
used. This approach has been used by e.g. Sandia National Laboratories [33] in
their MM/CMOS process in which the poly-silicon resonator structure is placed in
a shallow trench, the wafer is planarized, and the poly-silicon structures are buried
and sealed inside the trench, Fig. 1.5. The planarized wafers are then used as start-
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ing material for the conventional CMOS processing. After the CMOS processes the
CMOS is passivated and the trench area is reopened, and the microstructures are
released. A weakness of the pre-processing approach is that the method necessitates
that the IC foundry will accept pre-processed wafers. This is seldom the case since IC
foundries are very cautious not to introduce any contaminations to their fabrication
environment, which would reduce their yield.
Figure 1.5: Cross sectional illustration of the Sandia National Laboratory MM/CMOS
process (CMOS pre-process) [33] showing the MEMS gas sensor structure embedded in the
CMOS.
1.2.2 CMOS Intermittent processing
In intermittent CMOS processing the degree of influence on the CMOS due to the
device fabrication depends on in which step the structuring of the mechanical device
is introduced. By fabricating the mechanical device after the most sensitive CMOS
processes, such as the formation of the gate oxide, a reduced impact of the CMOS
functionality compared to the pre-processing approach can be achieved. However,
the reduced functionality impact comes at the expense of a reduced thermal process
window, since the diffusion of dopants needs to be prevented. Some examples of
projects which have been using this approach are the BiMEMS accelerometers by
Analog Devices [34] (Fig. 1.6), and BiCMOS pressure sensors by Siemens [35].
1.2.3 CMOS Post-processing
In CMOS post-processing the mechanical device is made after the completion of the
CMOS process. The CMOS process is not altered and hence the CMOS designers
have a large freedom in designing the CMOS, which however comes at the expense of
the freedom of the MEMS/NEMS-designer. Since most companies/research facilities
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Figure 1.6: Cross sectional illustration of the BiMEMS capacitive accelerometer system
by Analog Devices [34].
do not have their own IC foundry the post-process approach becomes an attractive
path since they can buy standard CMOS at a lower cost and conduct the final micro-
machining themselves. No time or money is spent on CMOS process optimization as
for the pre- and intermittent CMOS integration approaches. The disadvantage is that
the thermal process window is now even more limited compared to the intermittent
approach (T<400◦C) and growth of materials such as poly-Si is not feasible. There are
several examples of sensors based on CMOS post-processing, e.g. accelerometers [36],
pressure [37], and radiation sensors [38].
Figure 1.7: Cross sectional illustration of the UC Berkeley Modular Integration of CMOS
and polycrystalline germanium microstructures [39]. Poly-Ge comb-drive microresonators
integrated with trans-resistance CMOS amplifiers were realized by adopting conventional low
pressure chemical vapor deposition followed by rapid thermal annealing.
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1.2.4 Hybrid integration
In most cases, the CMOS integration problems for SoC approaches have been solved
by making a compromise on the global performance and by trying to make the differ-
ent fabrication technologies compatible. Even if some have achieved product status,
it remains a challenge to merge MEMS/NEMS devices on CMOS at a reasonable
cost and high performance. System-in-package (SiP) is a different approach which
circumvents problems related to CMOS integration. SiP’s include e.g. flip-chip tech-
niques [40] [41] (Fig. 1.8) and multi-chip modules [42]. The common idea for these
approaches is that the CMOS circuitry and the MEMS/NEMS device are made on sep-
arate chips/dies which are combined by a final bonding-step to a common substrate.
This gives ultimate freedom and flexibility for the MEMS- and CMOS-designer since
standard processes, components, as well as standard packaging can be used. Further-
more, such techniques have a cost advantage at low production volumes. However,
when it comes to the noise performance, CMOS integration still has the advantage of
better performance improvement capabilities .
Figure 1.8: Process flowchart showing a cross section of the basic cantilever-transfer pro-
cessing steps used by IBM in their cantilever based data storage project (Millipede) [41].
1.3 Thesis Outline
The aim of my Ph.D. has been to develop nanoresonators for ultra sensitive mass
detection purposes integrated with standard CMOS using a post-process integration
approach, as outlined within the Nanomass II project described in chapter 2.
The development of dynamic cantilever systems at the department was initiated in
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year 2000 by the EU FP4 Nanomass I project initiated by G. Abadal, Z. Davis, A.
Boisen, N. Barniol and F. Perez-Murano. The second phase was initiated in 2002
though the EU FP5 Nanomass II project in which I started my Ph.D. From the
Nanomass I project it was found that no appreciable out-put signal was measurable
for plain poly-Si cantilevers based on electrostatic actuation and capacitive readout,
hence CMOS integration was needed.
My objective has been to design and fabricate silicon nanoresonators onto pre-processed
CMOS chips. In particular, I have developed the technology platform to combine stan-
dard CMOS technology with post-process nanofabrication of NEMS. This includes
nanocantilever fabrication using lithography techniques such as:
 SFM nanolithography (SFL).
 Direct write laser lithography techniques (DWL).
 Electron beam lithography (EBL).
 Combination of the above technologies.
The different nanolithography processes have been compared in order to evaluate the
advantages of these techniques in terms of CMOS compatibility, yield, and minimum
resolution.
In this thesis my effort has been to give a clear view of the project. I will describe its
main theoretical and technological constituents, and I will show the characterization
as well as mass measurements on finalized devices.
1.3.1 Chapters Outline
Chapter 2: The chapter contains a brief description of the Nanomass II project
including areas of responsibility and work-packages.
Chapter 3: The theory of cantilever resonators is presented as well as a brief dis-
cussion regarding the major noise sources.
Chapter 4: The design of the CMOS is discussed and a small signal model is pre-
sented. The fabrication of standard CMOS and SOI-CMOS is described.
Chapter 5: The lithography techniques used within the project are presented.
Chapter 6: The process of integration of cantilevers onto CMOS is described.
Chapter 7: This chapter contains the characterization of the fabricated devices.
Chapter 8: Discussion.
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Chapter 2
The Nanomass Project
The objective of the Nanomass II project has been the development of technolo-
gies for the combination of CMOS circuit fabrication with nanotechnology processes.
Nanofabrication is applied for the realization of mechanical mass sensors based on
resonant silicon cantilevers integrated monolithically with CMOS signal conditioning
circuits. The excitation and detection of the cantilever displacement is performed
through the integrated CMOS circuitry. The monolithic integration approach utilizes
one of the poly-silicon layers of the standard CMOS as the structural layer for the
NEMS, which is defined by novel nanofabrication methods such as electron beam
lithography (EBL), scanning force microscopy based nanolithography (SFL), and di-
rect write laser lithography (DWL).
Mass detection is based on monitoring the resonant frequency shift of the cantilever
when nano/micrometer-sized particles or molecules are deposited on the cantilever.
The cantilever is excited electrostatically by means of a fixed electrode separated by
a   m gap to the parallel cantilever. A change in the cantilever resonance frequency
is detected as a capacitance change. Electrostatic transduction in the nanometer-size
regime requires the minimization of the parasitic capacitance. This is due to that
the magnitude of the capacitive current generated by the oscillation is proportional
to the coupling capacitance (order of 10−16 F) between the cantilever and the driver
electrode. Consequently, the readout circuitry has to be integrated with the NEMS
device ”on-chip” in order to eliminate the parasitic capacitance introduced by the
external bonding pads and wires, which otherwise would screen the resonance signal.
The goal of the project has been the development of a ultrasensitive system-on-chip
based mass sensor, based on a nanoelectromechanical device and integrated read-out
circuitry.
2.1 Work-Packages
The Nanomass II consortium group and the expertise of each group are as follows:
 Autonomous University of Barcelona (Spain): CMOS circuit design. Elec-
trical characterization. Sensor modelling.
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Figure 2.1: Schematic illustration of the SoC principle of the Nanomass II project.
 Department of Micro and Nanotechnology of the Technical Univer-
sity of Denmark: Si-processing, general surface micromachining. MEMS/
NEMS fabrication by laser and SFM nanolithography. Systems characteriza-
tion. Biosensors.
 The National Microelectronics Center (Spain): CMOS circuit fabrication
and microsystems in general.
 Lund University (Sweden): Nanolithography techniques such as Electron
beam lithography and Nanoimprint lithography.
The work packages (WP) and the mayor responsibility of the work packages are:
 WP1: Fabrication of sensors based on poly-Si cantilevers based on post-process
CMOS surface micromachining. (UAB/CNM/MIC)
 WP2: Fabrication of sensors using SOI technology. The standard CMOS cir-
cuitry is fabricated using a silicon on insulator (SOI) wafer. This process re-
quires challenging pre-processing of the SOI, after which the CMOS is fabri-
cated. Finally, the cantilever is fabricated by post-processing similar to WP1.
(UAB/CNM)
 WP3: Fabrication of metal cantilevers by electroplating. The WP was halted
during the first year.
 WP4: Fabrication of nano-cantilevers using electron beam lithography. Eval-
uation of the CMOS compatibility using EBL in the post-process, followed by
fabrication of cantilevers with a width of 500 nm and below. (LU/MIC)
 WP5: Fabrication of nano-cantilevers using nanoimprint lithography. Evaluate
NIL for large scale nanofabrication of NEMS devices with CMOS. (LU)
 WP6: Evaluation of applications. (All)
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 WP7: Functional evaluation. Characterization of the performance of the sensor
in both air and vacuum. (MIC/UAB)





In this chapter the formalism for the mechanical theory of cantilevers will be presented.
The focus is on deriving the analytical expressions related to the resonance frequency,
quality factor and noise, needed for the appropriate design of cantilever sensors.
For a more detailed theoretical description the reader is suggested to use one of the sev-
eral text books which covers the topic, e.g. ”Scanning Force Microscopy” by Sarid [43],
”Vibrational Problems In Engineering” by Timoshenko et al. [44], or ”Theory Of Vi-
bration With Applications” by Thomson et al. [45].
3.1 Cantilever Theory
In order to design a cantilever sensor system properly a profound knowledge of the
properties of the system is needed. Here I will first derive the expression for the spring
constant and then derive the expression for the resonances frequency of a rectangular
cantilever clamped at one end, as schematically shown in Fig. 3.1.
Spring Constant
The lateral deflection of a cantilever as in Fig. 3.1. having a length l, a thickness t,
and a width w, is a function of the bending moment M , the Young’s modulus E, and










The bending moment produced by the force acting at any given point a along the
length of the cantilever is given by:
M = F (y − a) (3.1-2)
Insertion of Eq. 3.1-2 in Eq. 3.1-1. considering a cantilever clamped at one end and
integrating twice results in the following expression:
17
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(y − 3a) (3.1-3)
and setting y = a = l renders:




The definition of the spring constant k is given by Hooke’s law which contains the





by insertion of Eq. 3.1-4. into Eq. 3.1-5. one gets the expression for the spring constant
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Euler-Bernoulli Beam Theory





and deriving the equation of motion for a cantilever element, with a length δy, by a
shear force dV gives us:




in which Γ = wt is the cross section, and ρ is the mass density. After combining




















which is the one-dimensional Euler-Bernoulli beam equation of a homogeneous can-
tilever beam. The general solutions to Eq. 3.1-9. under transverse vibration are given
by:
x(y, t) = x(y) cos (ωnt− χ) (3.1-10)
in which n is the order of the mode and χ is an arbitrary phase constant. By defining







Eq. 3.1-9. is reduced to:
δ4x
δy4
− κ4nx = 0 (3.1-12)
which has the solution:
x(y) = A coshκny +B sinhκny + C cosκny +D sinκny (3.1-13)
By substituting the necessary boundary conditions into the general solution, Eq. 3.1-
13., one solves the fourth order differential equation for a cantilever beam clamped at
one end:







∴ A = −C
∴ B = −D
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At y = l
{









∴ coshκl cosκl + 1 = 0
The last equation is solved by a number of values for κl which corresponds to each





Table 3.1: Constants for the first three modes of a resonating cantilever.
Since the mass of a cantilever is distributed along the length of the cantilever the
effective mass meff needs to be used when the expression for the resonance frequency




m = rnm ∴ r0 ∼= 0.2427 (3.1-14)



























It is worth noting that the expression for the resonance frequency is independent of
the thickness of the cantilever. Hence, it is viable to fabricate thick cantilevers for
capacitive detection purposes without degrading the sensitivity, due to a reduced res-
onance frequency.
An additional mass ∆m, uniformly distributed on the cantilever, results in a changed
fundamental resonance frequency f∆m according to:












by revising Eq. 3.1-17. using the plain mass of the cantilever one gets:














By using a first-order Taylor series expansion 3.1-19 is rewritten as:











The calculated resonance frequency and the corresponding mass sensitivity for mi-




10.0   m 355.7   m 0.11 MHz 1.5·10−16 kg/Hz
1.0   m 35.6   m 1.12 MHz 1.5·10−19 kg/Hz
0.1   m 3.6   m 11.20 MHz 1.5·10−22 kg/Hz
Table 3.2: Comparison of resonance frequency for Si cantilevers having different dimen-
sions but the same spring constant k = 1 N/m and thickness t = 1  m. The Young’s
modulus is E = 180 GPa and the mass density is ρ = 2.33 · 103 kg/m3.
Hence, by reducing the cantilever dimensions to the nanoscale the theoretical mass
resolution of resonator sensors increases dramatically.
3.2 The Quality Factor
The quality factor Q is a dimensionless parameter to model the energy loss of a
mechanical system. The most common definition of the quality factor is shown in Eq.









in which W0 is the energy stored, ∆W is the energy lost per cycle, and ∆f3dB is the
frequency bandwidth at the 3dB amplitude drop. The definition essentially does not
put any restriction to the type of system.






in which ξ is the damping coefficient per unit length and unit velocity. Hence, the
quality factor is expected to increase linearly with an increase in resonance frequency,
which is another reason for the down scaling of cantilevers.
For resonant systems, a high quality factor helps to increase the sensitivity of the
resonant sensors and reduces the phase noise of the oscillators. There are several dis-
sipation mechanisms that contribute to the damping ∆W for a MEMS/NEMS device.
These can be divided into intrinsic, due to the physical structure of the MEMS/NEMS
device, and extrinsic, due to viscous and turbulent flow of the surrounding media. The












Acoustic damping: Depending on the motion of the mechanical device, it can be
slide film damping (viscous drag-laterally moving devices) or squeeze film damping
(out of plane devices). In most of the cases acoustic damping is a combination of
squeeze and slide film damping.
Material damping: This type of losses occur due to internal damping of solid ma-
terials. The main subclasses are thermoelastic damping, phonon-phonon interaction
and defect caused dissipation.
Anchor losses: Resonant mechanical systems radiate some of the vibration energy
through the support points (anchors), lowering the quality factor.
External load losses: One additional concern is the external system that interfaces
to the resonators. The quality factor in the presence of an external loading (e.g. a
feedback circuit to sustain oscillations) is called loaded quality factor.
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3.2.2 Extrinsic
Molecular damping: The damping is caused by individual collisions of gas molecules
with the resonator surface.
Viscous damping: This type of losses are caused by pressure independent viscous
friction.
Turbulent damping: Close to atmospheric pressure the turbulent damping becomes
proportional to the Reynolds number, i.e. proportional to the pressure.
3.3 Noise
Before the fabrication of nanoresonator systems an important issue needs to be ad-
dressed. If one succeeds in overcoming the challenges in fabricating the NEMS device,
will one be able to utilize its full potential in terms of increased sensitivity, or will the
sensitivity be screened by noise? The resulting question that needs to be answered is:
what is the minimum frequency shift δω0 that realistically can be resolved in a real
measurement situation, and what is the corresponding ultimate mass sensitivity?
The general answer, as given by Cleland and Roukes [47], is obtained by integrating





The precise functional form of Sω(ω) depends on the physical noise processes that are
operative. There are also extrinsic noise sources which are read-out specific and the
noise due to electrostatic excitation. These are shortly discussed in section 3.4.
The major physical noise processes which need to be considered for a resonator gas
sensor operating at room temperature are thermomechanical fluctuations as well as
adsorption-desorption processes.
3.3.1 Thermomechanical Fluctuations
The thermomechanical frequency stability of a resonator having a resonance frequency
ω0 depends on the magnitude of influence from the thermally driven random motion
of the resonator. The mean square thermal displacement 〈x2th〉 at a temperature T of












in which k is the spring constant and kB is the Boltzmann’s constant. The effective









(ω2 − ω20)2 + ω2f 20 /Q2
(3.3-3)
in which Ec = meffω
2
0〈x2c〉 is the maximum drive energy in the direction of resonance
for the externally driven system, with a mean square driving amplitude 〈x2c〉.
The frequency fluctuation is given by integrating Eq. 3.3-1 using Sth(ω) from Eq. 3.3-3
over the measurement bandwidth ∆b. In the case for Q À 1 and 2pi∆bQ ¿ ω0 one








From this it becomes obvious that an improved Q-factor renders an improved fre-
quency resolution. Hence it is viable to design nanoresonators with high resonance
frequency and high Q.
The corresponding minimum mass sensitivity δMth is given by inserting Eq. 3.3-4 into









The calculated mass sensitivity for various cantilever dimensions at realistic measure-





10.0   m 355.7   m 0.11 MHz 1.5·10−16 kg/Hz 1.28·10−16 kg
1.0   m 35.6   m 1.12 MHz 1.5·10−19 kg/Hz 4.05·10−19 kg
0.1   m 3.6   m 11.20 MHz 1.5·10−22 kg/Hz 1.28·10−21 kg
Table 3.3: Mass sensitivity limited by thermally driven frequency fluctuations for the Si
resonators found in Tab. 3.2. For this example the measurement bandwidth is set to ∆b = 1
kHz, the temperature is T = 300 K, the mean square vibrational amplitude 〈x2c〉 = 100 nm,
and as the resonators are driven in ambient air the corresponding Q = 100 is set quite low.
Hence for resonance based mass sensors it is beneficial to use nanoscaled resonators,
justifying a small meff , a high resonance frequency, and a high Q, and to use a
small measuring bandwidth. Furthermore, it should be possible to achieve high mass
sensitivity at room temperature at ambient air conditions.
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3.3.2 Adsorption-Desorption Processes
The random adsorption-desorption of gas molecules onto the resonator from the mea-
surement medium is another noise source causing frequency fluctuations. The adsorp-
tion can be modelled by a flux-dependant adsorption rate ra, in which the flux Fa is





in which p is the pressure of the gas of the measurement medium, mm is the mass of
the gas molecule, and T is the temperature. The adsorption rate can be described as:
ra = Fa · s · a2 (3.3-7)
in which s is the sticking coefficient (0 < s < 1) and a is the lattice constant of
the cantilever compound. Here I believe that Cleland and Roukes [47] and Ekinci et
al. [48] might make an error by not incorporating the a2 term. This term is added
since the flux should be in terms of flux per surface adsorption site, which is assumed
to be one per a2. Fa is in units of Hz/m
2 and s is dimensionless. This gives that for
instance Fig. 5. in the article by Ekinci et al. [48] seems wrong.







in which Eb is the binding energy and vd is the desorption coefficient, which is of the
order of the vibrational frequency of diatomic molecules, vd ∼ 1013 Hz.











in which Na is the number of sites available for adsorption, the variance in the site
occupation probability is given by σ2occ =
rard
(ra+rd)2
, and the correlation time of an




By inserting the expression for Sa−d(ω) in Eq. 3.3-1 and integrating one obtains an es-




















An estimate of the impact of N2 gas adsorption and desorption (s=0.1) on the ultimate
mass sensitivity of resonators at room temperature (K = 300) and at various pressures
are displayed in Fig. 3.2 (1u=1.66 · 10−27 kg).
Figure 3.2: Graph showing the calculated minimum detectable mass due to adsorption-
desorption noise processes as function of pressure for a Si resonator having the dimensions:
l = 20 µm, t = 0.6 µm, w = 0.5 µm, and f0 = 1.77 MHz.
The mass sensitivity was calculated for three sets of molecular sticking coefficients
for Si resonators having the dimensions (l = 20   m, t = 0.6   m, w = 0.5   m, f0 =
1.77 MHz) similar to the cantilevers realized within this project. The measurement
bandwidth is set to ∆b = 100 Hz, the number of binding cites are estimated to be
of the same order as the number of Si atoms on the surface Na ∼ 4 · 108, and the
desorption coefficient is vd = 4·10−13 Hz. As expected, for very low pressure situations
the minimum detectable mass is reduced since the desorption rate dominates, which
is also the case for high pressure situations where the adsorption rate dominates. The
noise due to adsorption-desorption processes reaches a peak when there is a balance in
the adsorption rate and the desorption rate, which is reached at mbar pressure. The
corresponding minimum detectable mass as a function of the measurement bandwidth
at a pressure of 1.3 · 102 Pa (1 Torr) is shown in Fig. 3.3.
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Figure 3.3: Graph showing the calculated minimum detectable mass due to adsorption-
desorption noise processes as a function of the measurement bandwidth at a pressure of
1.3 · 102 Pa.
3.4 Spring Softening
Due to the chosen electrostatic actuation approach the issue of electrostatic perturba-
tion arises. The perturbation due to the applied electric field exerts an electrostatic
force on the resonator which effectively changes the spring constant of the resonator.
The total potential energy U stored in a resonator system as in Fig. 2.1. is a combi-
nation of the potential energy stored in the deflected cantilever and the energy stored









in which keff is the effective spring constant, k is the unperturbed spring constant,
and 〈V 2net〉 is the mean square applied net voltage. By taking the second derivative of
Eq. 3.4-1. an expression for keff is deduced:









in which ² is the dielectric constant, Γc is the area of the capacitor and d is the initial
separation between the cantilever and the driver electrode.






in which ζ = ²Γc
(d−x)3
.
V 2net is given by:
V 2net = (VDC + VAC)
2
= V 2DC + 2VDCVAC + V
2
AC
















by which an expression for the effective resonance frequency can be rewritten as:






As seen the resonance frequency scales with the square of the applied voltage, and an
example of frequency tuning is described by Yao et al. [49] in which the possibility
to tune the center resonance frequency position of MEMS resonators is achieved by
adjusting the applied DC voltage.
Furthermore, it is apparent that the frequency stability is a function of the voltage. By
differentiating Eq. 3.4-3 with respect to δV one can deduce the frequency fluctuations





Hence, in order to minimize the electrical noise the restrictions are set by the voltage
suppliers and the measuring instruments, meaning that the AC and DC voltage sup-
pliers should have stable characteristics with minimal amount of voltage fluctuations.
3.5 Summary
In this chapter the theoretical formalism for cantilever resonators has been intro-
duced. The main findings are that from a theoretical point of view it is desirable to
decrease the dimensions of resonators in order to achieve ultrahigh mass sensitivity.
The resonance frequency f0 is independent of the thickness of the cantilever and could
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therefore be made   m thick, which is a necessity for the capacitive readout method
chosen in this project.
Physical noise has briefly been discussed, and the ultimate mass sensitivity limit has
been deduced based on thermomechanical frequency fluctuations as well as molecular
adsorption-desorption generated frequency fluctuations. For a cantilever having simi-
lar dimensions as for the one fabricated within the project an ultimate mass sensitivity
of δMth ∼ 10−21 kg should be possible at ambient air conditions, at room temperature,
and at moderate quality factors. In order to obtain higher mass sensitivity, measure-
ments should be conducted at low temperature, the driving amplitude should be high
(close to the linear limit), and f0 should be high as this also is expected to yield a high
quality factor. The quality factor is expected to increase linearly with an increase of
resonance frequency. The noise contribution due to adsorption-desorption processes




In this chapter the details of electrostatic actuation and readout using CMOS is
introduced. The knowledge of parameters such as the displacement current induced
by the resonance of a cantilever in close proximity to a fixed parallel plate electrode is
vital in order to design the CMOS and the NEMS structure properly. The major work
covered within this chapter has been performed by Gabriel Abadal, Jaume Verd, Jordi
Teva, Maria Villaroya and Xavier Borrise´ at the Dep. of Electronical Engineering at
UAB [30][50][51].
4.1 Sensor Principle
The transduction of the cantilever resonator designed within the Nanomass II project
is achieved by electrostatic actuation and capacitive readout, as schematically illus-
trated in Fig. 4.1.
An AC voltage VAC is applied to a fixed driver electrode, which is separated by a
gap g to the parallel cantilever. This results in an electrostatic force that drives
the cantilever oscillation. The capacitive readout approach consists of detecting the
capacitance current. The current is induced by the change of the capacitance between
the cantilever and the driver electrode as a consequence of the change of their spacing
as the cantilever oscillates. In order to be able to detect the capacitance current, an
additional DC voltage VDC needs to be applied.
Since the induced capacitance by the cantilever is as small as Cp ∼ 0.1 fF the par-
asitic capacitance must be reduced in order not to screen the capacitance induced
by the cantilever. As a consequence the use of standard external amplifiers is not
feasible. Hence, integrated amplification and signal conditioning electronics must be
integrated together with the NEMS system, which is achieved by CMOS integration.
The capacitive current induced by the oscillation of the cantilever is converted to a
voltage Vg using a capacitor (the build in parasitic capacitance) and the resulting
voltage is measured and amplified using a voltage buffer amplifier rendering a voltage
output Vout. This approach introduces less noise compared to resistive amplification
31
4.2 Snap-In Voltage 32
Figure 4.1: Schematic illustration of the electrostatic actuation of the resonator and the
capacitive resonance frequency read-out system.
since the capacitor does not introduce current noise from the input source.
4.2 Snap-In Voltage
The deflection of a cantilever as a consequence of the influence by electrostatic force






2[g − x(y)]2 (4.2-1)
in which x(y) is the cantilever deflection, ² is the permittivity and V is the voltage
difference between the cantilever and the driver electrode. There is no analytical
solution to this non-linear differential equation. However, an approximate solution
can be derived by approximating a linear bending shape of the cantilever under the
influence from a uniform electrostatic force along the length of the cantilever. The
deflection of the cantilever apex as a function of the voltage can be found by balancing
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x2 and the electrostatic
pull-in energy is Epi =
1
2
C(x)V 2. The system becomes instable (collapses) if the pull-
























xsi = 0.44g (4.2-6)
Figure 4.2. shows the calculated snap-in voltage for four sets of cantilever dimensions
as a function of cantilever length.
4.3 Small Signal Model
An electrical model of the sensor system is required to achieve the appropriate CMOS
circuit design. For this purpose, a simple electromechanical model, developed by G.
Abadal et al. [30], has been used to model the system in the linear regime. This
model makes it possible to derive the electrical requirements for the CMOS circuitry,
e.g. displacement current levels at the resonance frequency and VAC and VDC voltages
for excitation and readout.
The linear small-signal electromechanical model is based on passive elements and is
schematically shown in Fig. 4.3.
The static capacitance C0 of the cantilever-driver system increases when a VDC is
applied and the new capacitance Cp is given by:




in which ε0 is the vacuum dielectric constant. The so-called electromechanical coupling
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Figure 4.2: Graph of the calculated snap-in voltage Vsi for various cantilever widths and
lengths. The gap g is 1 µm, the Young’s modulus is 180 GPa.
The Rs Ls Cs series, as in Fig. 4.3., describe the current component induced by the
applied VDC according to [30]:












Also an additional parasitic capacitance connected in parallel Cpa is also included in
the model. The parasitic capacitance is associated with the connection lines between
the cantilever and the circuit as well as the input capacitance of the amplifier.
Using these equations the capacitance and the expected current can be estimated for
a resonator having the following dimensions: l = 40   m, t = 1   m, w = 1   m, with
a gap of g = 1   m. The resulting capacitance is calculated to be Cp = 0.236 fF, and
the current at the resonance frequency is calculated to be IC{f0} = 25.7 nA, when
applying a VDC = 21.3 V and an VACpp = 2.4 V.
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Figure 4.3: Schematic illustration of the buffer amplifier circuit and passive elements of
the small-signal electromechanical model.
The purpose of the readout circuitry is to detect and amplify the capacitive current
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δVAC
δt








= Ip + Id (4.3-6)
in which c is a time variable that reflects the capacitance variations due to the move-
ment of the cantilever, Ip represents the parasitic current since it does not depend
on the movement of the cantilever and is generated due to the AC voltage that it
is applied for excitation of the cantilever. The displacement current Id reflects the
oscillation of the cantilever since it depends on the variations of the driver-cantilever
capacitance.
Assuming that the apex of the cantilever oscillates, due to the electrostatic excitation
using an AC voltage with a frequency ω, with a harmonic movement x(l, t) given by:
x(l, t) = x(t) = Aeff sin (ωt) (4.3-7)
in which Aeff = 0.39A is the effective oscillation amplitude. The analytical expression
4.3 Small Signal Model 36
for the cantilever-driver capacitance C(t) and its time derivative is derived according
to:
C(t) = Cp + c =
ε0lt










[g − x(t)]2Aeffω cos (ωt) (4.3-9)
From the last expressions, one can determine the regime for which the displacement
current is the dominating term. The amplitude of the displacement current and
parasitic current versus the ratio VDC
VAC
is showed in Fig. 4.4. An oscillation amplitude
of the cantilever tip A = 675 nm is assumed and the gap between the cantilever and
the driver electrode is approximately 1   m. From Fig. 4.4. it is seen that as long as
snap-in is avoided and linearity is preserved large VDC should be applied.
Figure 4.4: Graph showing the displacement current Id and the parasitic current Ipa as a
function of the ratio VDC
VAC
. As the ratio increases Id dominates, hence as large DC voltages
should be used as long as the system still is in the linear regime and VDC is well below the
snap-in threshold.
An approximate analytical expression for the magnitude of the capacitive voltage Vg
is given by:













A = Vp + Vd (4.3-10)
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in which ω is the frequency of the AC voltage, Vp is the parasitic voltage term due
to the applied AC voltage, Vd is the displacement voltage which is proportional to
the DC voltage and the oscillation amplitude. Equation 4.3-10. takes into account
that the excitation signal Vin = VAC + VDC does not only drop on the cantilever-
driver capacitor but also on the parasitic capacitor Cpa =
∑
iCpa{i}, since it is based
on a capacitor voltage divider scheme. Furthermore, it is clear that Vg is inversely
proportional to Cpa. Hence, reducing Cpa renders an increased sensitivity.
4.4 Readout Circuitry
The readout circuit, as schematically outlined in Fig. 4.3., is based on a CMOS voltage
buffer amplifier biased as a voltage follower. Since Vg is floating (not externally biased)
it needs to be polarized in order to reach the optimal range of the amplifier. This was
an important finding from Nanomass I in which polarization of Vg was not included,
which had the consequence that the Vg in most cases was far away from the optimal
regime making it impossible to obtain resonance measurement using the capacitive
read-out method. The optimal regime for the NMOS circuit is Vg ∼ 0 V as shown in
Fig.4.5.
Figure 4.5: Graph of the optimal operation regime for Vg for NMOS circuits.
In order to obtain the optimal regime a polarization capacitance in the form of an
interdigitated electrode configuration (so called comb-capacitor, as seen in Fig. 4.6.)
is fabricated during the cantilever post-process fabrication sequence.
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Figure 4.6: Schematic illustration of the cantilever design and the CMOS circuitry. The
comb-capacitor is used to polarize Vg to the optimal range of the amplifier.
The circuit characteristics is presented in Tab. 4.1.
4.5 Electrical Noise
A simple estimate of the transducer out-put Vout close to the resonance peak can
be expressed as the ratio between the maximum voltage at the resonance Vmax and
the frequency bandwidth ∆f from which the frequency fluctuation δfSNR due to the
signal-noise-ratio (SNR) of the read-out circuitry can be derived, according to:
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Parameter Buffer Amp. Run 1995 Buffer Amp. Run 2000
Bandwidth, -3dB (MHz) 1.7 1.9
Gain (VDC) 6.2 6.7
















By inserting an estimate of the SNR≈84 dB (Vmax ∼ 130 mV, δVout ∼ 250 nV/
√
Hz
and ∆b = 1 kHz) one gets an estimate of the noise generated by the readout circuit
for a cantilever having the dimensions l = 20   m, t = 600 nm, w = 500 nm, and
operating in ambient air Qair ≈ 100, according to:
fSNR ≈ 0.9 Hz (4.5-2)
This yields a lower mass detection limit of the order of δMSNR ∼ 10 ·10−21 kg (10 ag),
calculated using Eq. 3.1-20.
4.6 Fabrication of Standard CMOS
The standard CMOS that is used for defining the mass sensor system is the CMOS25
technology available at the the CMOS foundry at Centro Nacional de Microelectronica
(CNM) in Barcelona. The CMOS25 technology is an 8 mask 2.5   m twin-well 2 poly-
1 or 2 metal-CMOS technology. The resonator is defined using the first poly-silicon
layer (poly0). Beneath the poly0 is a 1   m thick thermally grown field SiO2 which is
used as a sacrificial layer in the fabrication of the resonator device. The poly0 layer is
used as the bottom plate for analog capacitors in the standard CNM CMOS process,
and it is possible to slightly modify the process parameter in fabricating the poly0
layer without changing the transistor characteristics. Therefore the thickness of the
structural poly0 layer is increased from 350 nm to 600 nm in order to achieve a larger
aspect ratio more suitable for the capacitive detection approach, as well as improving
the mechanical properties of the poly0. The deposition temperature is reduced to
580◦C instead of the CNM standard 630◦C and doped using POCl3 at a temperature
of 950◦C instead of the CNM standard 900◦C.
The resulting poly0 has a sheet resistance of 13.8 Ω/sq and the surface roughness is
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7 nm [54]. The poly0 is oxidized during the formation of the gate oxide and then
covered by a the second poly-silicon layer (poly1) in order to protect it during the
rest of the CMOS processing. Finally, when the whole CMOS has been fabricated
a hole is opened in the passivation layer, consisting of 400 nm thick LPCVD oxide
and nitride, of the CMOS and reactive ion etching (RIE) is used to remove the poly1
layer exposing the poly0. This final process defines the nanoarea, which is the area
in which the nanofabrication of the resonator structure is to be conducted.
The CMOS fabrication is achieved in the following steps, as shown in the schematic
illustration in Fig. 4.7.
Figure 4.7: Schematic description of the CNM CMOS25 process sequence. First, the twin
wells are defined (1). Then, the thick LOCOS oxide is deposited (2). After that, the first
poly0 layer is deposited and defined (3). Then the gate oxide is grown and the top poly1 layer
is deposited and defined (4). The source and drain are now defined (5) and the interlevel
BPSG oxide is then deposited and defined. Finally, the metal wires and bonding pads are
defined (7) and the chips is passivated with a 700 nm thick PECVD glass (8).
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4.7 SOI-CMOS
A SOI-CMOS is fabricated by using bonded and etched-back silicon on insulator
(BESOI) wafers with 1.3   m thick single crystalline Si (s-Si) and 1   m thick buried
SiO2. SOI-CMOS is desirable in order to further improve the mechanical properties
of the resonator. Single crystalline silicon has a higher Young’s modulus compared to
the poly-Si of the standard CMOS. Furthermore, the s-Si layer is readily twice as thick
as the poly0 layer, which further would improve the capacitive detection approach.
Another benefit is that the s-Si is not as rough as the poly-Si. A low surface roughness
is a necessity if one considers to perform SFM nanolithography, which is virtually
impossible to perform on a poly-Si surface having a surface roughness of 7 nm or




Lithography is a fundamental tool by which modern way of life has evolved over the
past decades based on the increasing amount of advanced consumer electronics. In
the context of physics lithography stands for surface patterning and surface struc-
turing. The development of micrometer resolution photo lithography achieving high
throughput and high yield has been an important part of the development of the
Si-semiconductor integrated circuitry (IC) business, pre-dominantly in the branch of
microprocessors.
In order to fabricate Si resonators in the CMOS a metal/metaloxide-mask needs to
be defined using lithography in the so called nanoarea of the pre-processed CMOS.
The metal/metaloxide mask is then used as an etch mask for anisotropic reactive ion
etching (RIE) of the underlying Si layer of the CMOS which transfers the metal mask
pattern to the structural poly-Si layer.
In the following chapter conventional photo lithography as well as advanced nano-
lithography techniques which have been used for the cantilever fabrication onto pre-
processed CMOS are presented. The process steps in defining the RIE etch mask us-
ing direct write laser lithography (DWL), electron beam lithography (EBL), scanning
force microscopy (SFM) based nanolithography, and combination of these techniques
are presented.
5.1 Photo Lithography
Photo lithography stands for a group of lithography techniques that use light, visible
or ultra violet (UV), to expose a light sensitive polymer film (resist) in order to
create a pattern. The main photo lithography techniques are contact-, proximity-,
and projection lithography, enabling sub-micrometer resolution. They are parallel
techniques and enable high throughput on a wafer scale. As illustrated in Fig. 5.1.
the main difference between the photo lithography techniques is that contact- and
proximity lithography are 1:1 exposure techniques whereas projection lithography
usually gives 4 or 5 times feature size reduction and hence needs to be ”stepped”
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Figure 5.1: Schematic illustration of contact-, proximity-, and projection lithography
several times to cover the whole wafer. Projection lithography is the main lithography
techniques used in Si-IC fabrication since the technique is more reliable as opposed to
contact lithography. This is due to that the mask is not in contact with the wafer and
hence it is not as sensitive to topographical variations in the resist or in the wafer, and
consequently the mask does not have to be cleaned after each lithography process,
opposed to contact mask lithography.
In order to differentiate areas that should and should not be exposed to light a mask
having the desired pattern must be made. The mask typically consists of a glass wafer,
which is transparent to UV-light, and which has a non-transparent pattern, typically
consisting of a 0.5   m thick Cr layer. Before light exposure the sample wafer is coated
with the appropriate photo sensitive polymer (resist) by dispensing the resist on the
wafer followed by spinning the wafer in order to achieve a homogenous resist thickness.
By controlling the spin rotation speed and time the resist thickness can be controlled
with a precision of some tenths of nanometers. The process parameters consists of
the resist composition, resist film thickness and pre/post-bake time.
Contact lithography is achieved by clamping the predefined mask and the resist coated
wafer in semi-contact with each other. In proximity lithography the mask and the
wafer are separated by a distance g so that no part of the mask/wafer are in contact.
Thereafter the UV-light is radiated on the backside of the mask, as illustrated in
Fig. 5.1.(a) and (b). In projection lithography the mask and wafer are not in contact
and opposed to proximity lithography the projection of the mask is focused down on
the wafer using extra optics, as illustrated in Fig. 5.1.(c).
The light that reaches the resist results in a chemical change in the material. The
chemical modification of the exposed resist areas results in a change of molecular
weight compared to the non-exposed areas. Hence, a liquid chemical solvent is used
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to rinse away the resist areas having the lowest molecular weight, which are the most
soluble.
The resolution limit for contact- (rc), proximity- (rp), and projection lithography (rs)
are given by the Rayleigh criteria of diffraction [55]:
rc =
√










where α is an empirical constants assigned to each individual lithography system, λ
is the wavelength of the incident light, g is the separation between the mask and the
resist surface, d is the thickness of the resist and NA is the numerical aperture of the
optical system.
In order to achieve the highest possible resolution the wave length of the light should
be short, the gap between the mask and the wafer should be small and the resist film
should be thin. For projection lithography the numerical aperture should be high.
An estimate of the resolution for the described techniques can be made by assuming
a KrF excimer laser light source with a wavelength λ = 248 nm and typical values for
α (αc ∼ 1.6, αp ∼ 1.6, αs ∼ 0.75) and g (gc ∼ 2   m, gp ∼ 25   m) and d ∼ 2   m and
NA ∼ 0.6 which gives:
rc ∼ 630 nm
rp ∼ 890 nm
rs ∼ 310 nm
By pushing the technology using short wavelength light sources, such as ArF excimer
lasers (λ = 193 nm), innovative resist materials, and advanced optics, IC circuits with
features below 100 nm can readily be achieved [56].
5.2 Laser Lithography
Direct write laser lithography (DWL) represents various maskless lithography tech-
niques based on serial laser beam-induced surface modification. Laser micromachin-
ing of Si by deposition and doping or etching have been thoroughly investigated for
over 20 years [57][58][59]. Over the years several different types of novel DWL tech-
niques have emerged that enable surface patterning with sub-micrometer resolution,
e.g. etching of Si [60][61], thermal oxidation of thin Al- and Si-films [62][63][64],
chemical vapor deposition of Si, Au, Co or Al2O3 [57][65][66][67] and ablation of
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polymers [68][69][70][71][72]. Applications of DWL techniques can be found within
rapid prototyping of MEMS devices as well as within photo lithography and x-ray
lithography-mask fabrication [73].
The DWL techniques developed during the Nanomass II project enable sub-micrometer
linewidth lithography over cm2 areas. Most importantly, the techniques are compat-
ible with post-processing on CMOS. The techniques enable very high flexibility in
terms of pattern definition since new patterns can be implemented immediately with-
out the need of a pre-designed mask, as opposed to photo lithography. The laser spot
power can been varied between 10 mW to 300 mW and the dwell time can be varied
from 0.5 ms to 50 ms, which enables fast prototyping of MEMS devices.
5.2.1 Instrumentation
The direct write laser lithography set-up at MIC consists of a continuous-wave argon
ion laser, beam-conditioning optics and a motorized sample stage, as displayed in
Fig. 5.2. The argon ion laser is tuned at λ= 488 nm and has a maximum operational
power of 5W.
Using the beam conditioning optics the laser beam can be focused onto the sample
to a nominal spot size of approximately 600 nm. The beam is fixed and patterns
are generated by the motion of the motorized sample stage, which is controlled by a
computer connected to the control unit of the stage. The x-y sample stage is set so
that the minimum distance between consecutive lines/spots is 500 nm. Alignment of
the laser beam onto the sample is achieved by using a CCD camera. This gives an
alignment precision of a few   m. Patterns are generated as the laser beam is turned
on and off synchronized with the motion of the stage.
5.2.2 Laser Induced Thermal Oxidation of Al
Direct write laser lithography based on thermal oxidation (DWL-TO) of thin Al
films has been used for rapid prototyping of MEMS devices on Si and SiO2 sub-
strates [62][64][74].
First, a thin insulating oxide layer is grown on the Si-sample in order to achieve
thermal insulation, after which a 6-10 nm thin Al film is deposited. As the laser beam
irradiates the Al film with a sufficient laser power the Al is thermally oxidized and an
Al2O3/SiO2 alloy is believed to be formed [62]. A pattern can be formed by utilizing
the difference in etch rates between the native Al film and the thermally oxidized Al
as the sample is placed in phosphoric acid (H3PO4). After etching of the non-oxidized
Al the remaining Al2O3/SiO2 alloy can be used as an etch mask for further surface
micromachining steps.
A mayor benefit of laser lithography techniques is that one can utilize the gaussian
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Figure 5.2: (top) Photograph of the main optics section of the DWL system. (bottom)
Schematic representation of the DWL system. The DWL set-up consists of a argon ion
laser (continuous-wave, λ=488 nm), an acousto-optic modulator for beam switching, beam-
conditioning optics including a λ/4-plate and a microscope objective attached to a z-axis-
stage enabling controlled laser beam focusing. The sample is placed on a computer controlled
x-y-axis-stage.
intensity distribution of the beam in order to allow patterning below the conventional
optical resolution limit.
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Process Flow
Thermal oxidization of thin Al films is a CMOS compatible lithography technique
which has been used for defining resonators on standard CMOS. The process steps
involved in making Al2O3 mask are schematically displayed in Fig. 5.3.
Figure 5.3: Schematic illustration of the process flow of Direct Write Laser lithography
based on oxidation of thin Al films.
An Al film is deposited on the pre-processed CMOS chip using thermal evaporation,
Fig. 5.3(a), at a rate of 5 A˚/s. The grain size is typically 3-5 nm, which is of the same
order of magnitude as the surface roughness of the poly0 of the CMOS. The CMOS
chip is ideally immediately used for lithography since the build up of the native Al
oxide will reduce the difference in etch rates when exposed to H3PO4. Alternatively, if
lithography is not possible the CMOS chip is stored in a N2-box, effectively reducing
the native oxide formation.
The laser lithography process is as follows: After thermal deposition of Al on several
CMOS chips, Fig. 5.3(b), one of them is used as a test chip on which a laser power test
is performed in order to determine which is the optimal laser power for the specific
Al film thickness and quality. The CMOS chip is mounted on the sample stage by
simply placing a small water droplet on the stage after which the CMOS chip is placed
on top of the drop. The surface tension keeps the chip fixed onto the stage, and it
takes a quite large force in order to overcome the pull-down force when removing
the chip. Before the lithography step the laser system has been warmed up for a
half an hour in order to reduce laser power fluctuations. The performance of the
laser system is verified by monitoring the out-put power as a function of the applied
current that is applied to the laser. The power table is made in order to deduce the
equivalent amount of power corresponding to the applied current. The nanoareas of
the test chip are irradiated using a wide range of laser power ranging from 10 mW to
100 mW in steps of 10 mW, Fig. 5.3(c). The power and writing speed is set in the
LabViewr software, which controls the laser input current, the motion of the sample
stage, and the switching of the A/O-modulator. After the laser induced oxidization
the non-oxidized Al is wet etched using H3PO4, Fig. 5.3(d).
For the end result the wet etching time is crucial, but the time is also difficult to
absolutely determine. If the etching time is too short there will remain Al in the
nanoarea which will acts as an etch mask for the anisotropic RIE. This means that
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there will be no pattern transfer to the poly0. If the chip is etched for too long
time the Al2O3 will also be etched which results in an inadequate RIE etch mask.
The etching time depends strongly on the amount of native Al oxide which has been
formed since the time of Al deposition. Generally, the etching time for 6-10 nm of
Al that has been deposited within 12 h is approximately 1 minute and 30s. After
wet etching the test CMOS chip is inspected optically and the optimal laser power is
determined and used on the rest of the CMOS chips which were deposited with Al in
the same batch. This procedure is repeated for all batches of chips since even a small
variation of Al film thickness and quality results in a different optimal laser power
needed to ensure reproducible lithography with linewidths below 700 nm.
Results
Examples of cantilever etch masks as defined by laser induced local oxidization are
shown in Fig. 5.4.
Figure 5.4: Optical image of Al2O3 cantilever mask patters defined on CMOS by lased
induced local oxidation followed by wet etching of the non-oxidized Al. (a) 2-cantilever
array and (b) single cantilever with comb-capacitor.
The power was 52 mW and the writing speed was 0.1 mm/s. Below this power there
was no oxide which withstood the wet etching step. Above this power the mini-
mum linewidth rapidly increased. Only by increasing the power by 10 mW renders a
linewidth increase by as much as 40%. The most important parameter is the thickness
of the Al film. If the the Al film is too thin the grain size of the deposited Al becomes
an issue due to the possibilities of pin-holes in the metal mask which can limit further
processing. On the other hand if the metal film is too thick the minimum resolution
will be reduced since a higher power will be needed in order to fully oxidize through
the Al film thickness.
Examples of fully processed cantilevers defined by laser induced local oxidization are
shown in Fig. 5.5.
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Figure 5.5: SEM images of fully processed cantilevers defined by DWL-TO on CMOS.
(a) 2-cantilever array system and (b) a single cantilever system with comb-capacitor. The
length of the cantilevers are 25 µm and the width is 880 nm. The surface roughness is quite
large due to that the Al2O3 mask is of the same thickness as the surface roughness of the
poly0 layer, resulting in insufficient RIE masking.
As seen from these images the silicon surface is quite rough. This is due to the
combination of having an Al film thickness which is of the same order of magnitude
as the inert surface roughness of the underlying poly0 (8 nm and 7 nm respectively).
This inevitably results in pin-holes in the metal mask which reduces the capability
to withstand the RIE process. This highlights the mayor limitation of the technique.
Thin metal masking may result in large amounts of pin-holes in the structural layer,
if the surface roughness of the structural layer is of the same order of magnitude or
larger compared to the Al-film thickness. The later case drastically reduces the yield
of operational devices.
5.2.3 Laser Lithography by Ablation of Polymers
As a consequence of reduced yield when using laser induced local oxidation on the
poly0 of the standard CMOS another direct write laser lithography technique has
been developed. The technique is based on laser induced thermal ablation of poly-
mers (DWL-TA) followed by a lift-off process. The important benefit of the ablation
technique compared to the oxidization technique is that by using combining ablation
of a polymer a lift-off process can be used which enables fabrication of thicker metal
masks drastically reducing the amount of pin-holes.
The principle of operation is simple: By coating a sample with a thin resist film a
pattern can be defined by locally irradiating the resist using the laser. The irradiation
causes intense heat and the polymer is ablated. A cross-sectional SEM image, Fig. 5.6
shows a laser exposed resist bi-layer consisting of PMMA (poly[methyl methacrylate])
on top of a layer of LOR (poly[methyl glutarimide]). The ablation of the resist bi-layer
results in a gaussian like profile of the resist, which is due to the gaussian intensity
distribution of the cross section of the laser beam.
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Figure 5.6: SEM image of a cross-section of a PMMA/LOR bilayer on Si after laser
ablation. The resist bilayer consist of 300 nm PMMA and 700 nm LOR.
Process Flow
The process flow is schematically illustrated in Fig. 5.7.
Figure 5.7: Schematic illustration of the process flow of Direct Write Laser lithography
based on ablation of thin polymer films.
The CMOS chips are spin-coated with an approximately 200 nm thick resist (as
measured by ellipsometry on plain Si samples) Fig. 5.7(a). Three different resist
compositions have been used:




The resist bi-layers were investigated in an effort to evaluate the possibility to combine
laser lithography with electron beam lithography (EBL) and nanoimprint lithography
(NIL) for which these resist bi-layer compositions often are preferred. As a conse-
quence of spin-coating 200 nm thin resist on CMOS chips, they will have slightly
different resist thicknesses due to the limited step-coverage of thin resist on a highly
topographical CMOS surface. The nanoarea lies 1.7   m lower than the surface of
the CMOS. Hence, the laser power test needs to be performed individually on each
CMOS chip.
The resist parameters are given by:
 AZ5214E: The CMOS chip is spin-coated with AZ5214E and hard baked on a
hot-plate at 120◦C for 2 minutes. An resist thickness of 200 nm is used for the
patterning.
 PMMA/LOR: The CMOS chip is spin-coated with LOR and hard baked on a
hot-plate at 220◦C for 20 minutes. Next, the CMOS chips are spin-coated with
PMMA and baked at 180◦C for 10 minutes. An bi-layer thickness composition
of 120:80 nm is used for the patterning.
 PMMA/ZEP: The CMOS chip is spin-coated with ZEP and baked on a hot-
plate at 180◦C for 15 minutes. Next, the CMOS chips are spin-coated with
PMMA and baked at 180◦C for 10 minutes. An bi-layer thickness composition
of 70:130 nm is used for the patterning.
The resist coated CMOS chip is placed on the sample stage, as described previously.
For each chip a set of power tests are performed. A merit of using ablation is that it
is possible to monitor the result immediately. Hence, a very few sets of laser powers
generally need to be evaluated before the optimal regime is deduced. A typical laser
power in the range of 30-80 mW at a writing speed of 0.01 mm/s has been used for
the patterning on CMOS. After the laser ablation, Fig. 5.7(b), the sample is treated
with oxygen plasma (99 sccm O2 : 20 sccm N2, 30 W, 80 mTorr for 20 s) using a
reactive ion etcher, in order to remove possible PMMA residues within the patterned
structure, which would hinder the development of the bottom resist layer, Fig. 5.7(c).
In order to fully transfer the laser written pattern to the structural Si layer the bottom
resist layer is dissolved with dedicated solvents, Fig. 5.7(d). The LOR is dissolved in
diluted MF 319 developer. MF 319 is mixed with deionized water to a 1:40 solution
in order to give a desired dissolution rate of the order of tenths of nm per minute.
The ZEP is dissolved in O-xylene for 5 minutes. A slow dissolution process enhances
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control of the necessary undercut profile and prevents over development, in which
case the PMMA layer might collapse or break apart. The LOR and the ZEP are
dissolved isotropically, hence creating a lower boundary on the minimum distance
between lines. This is an inherent property of the wet-etch process and a distance
of at least 1.5 times the vertical resist thickness is needed between structures. This
limits the minimum line separation to 300 nm, for the resist compositions which have
been used for cantilever fabrication.
Metal deposition is carried out by thermal evaporation of Al or Cr, Fig. 5.7(e). The
lift-off process is carried out in two steps. First, a warm acetone bath is used to
expand and dissolve the PMMA, Fig. 5.7(f). This will create cracks in the metal layer
on top of the PMMA and start an initial lift-off. The LOR and ZEP are unaffected by
the acetone and will thus prevent metal flakes from adhering to the silicon substrate.
Subsequently, warm Remover PG (MicroChem) dissolves the LOR or ZEP layer and
remove the remaining metal, Fig. 5.7(g).
Results
The developed direct write laser lithography technique has enabled the realization of
etch masks in 30-40 nm thick Al and Cr with minimum line widths of 500 nm, using
a power of 80 mW and a writing speed of 0.01 mm/s, as shown in Fig. 5.8.
Due to varied topography of the CMOS, and most importantly since the nanoarea lies
1.7   m within the CMOS surface, there is inevitably mayor resist thickness variations
within the nanoarea. Hence, it has been a mayor challenge to reproduce linewidths
below 600 nm on CMOS chips. An Example of a fully processed cantilever defined
by laser induced local oxidization is shown in Fig. 5.9.
As expected there are no pin-holes in the resonator structure due to the increased
etch mask thickness. However, the yield is low due to the slow writing speed needed
and the fact the every CMOS chip needs thorough laser power testing. These issues
together with the difficulties achieving linewidths below 600 nm does not make DWL-
LA the preferred lithography technique for the development of nanoresonators within
the Nanomass II project. However, as will be presented in the next section the
technique has successfully been used as a flexible complement to both EBL and SFM
based nanolithography for seamless etch mask definition and NEMS prototyping.
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Figure 5.8: Images of Al cantilever mask patters defined by DWL-TA on CMOS. (a)
Optical image after laser ablation in PMMA/ZEP. (b)-(c) Cr pattern defined on standard
CMOS using laser ablation. (d)-(f) The linewidth can be controlled by controlling the laser
power at a constant writing speed of 0.5 mm/s. A power increase of 10 mW results in a
linewidth increase by approximately 200 nm.
Figure 5.9: SEM image of a fully processed poly-Si cantilever defined by DWL-TO on
CMOS. The cantilever width is 900 nm, the length is 20 µm, and the thickness of the poly0
is approximately 400 nm, which is below the desired thickness.
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5.3 Scanning Probe Lithography
Lithography techniques based on local surface modification using a micrometer sized
cantilever having a sharp tip at the apex have emerged since the development of
scanning probe microscopy (SPM) techniques. The development of SPM was initiated
by the innovation of scanning tunnelling microscopy (STM) by G. Binning et al. in
1982 [2]. STM has been a mayor breakthrough in surface science and enables surface
metrology on conductive surfaces with atomic resolution. Scanning force microscopy
(SFM) was developed shortly afterwards enabling surface metrology also on non-
conductive surfaces. The first article discussing SFM was published by G. Binning et
al. in 1986 [3], which also was the same year as G. Binning and H. Rohrer received
the nobel prize in physics for their previous work on STM.
Over the last 15 years several SPM based lithography techniques have emerged.
These lithography techniques are based on physical surface modification by mechanical
scratching [75], electron exposure of a resist [76][77], electrochemical oxidation of Al,
Ti or Si [78][77][79][80] and deposition of organic or inorganic compounds [81][82][83].
Scanning probe lithography by means of local anodization of thin Al films has been
investigated for NEMS prototyping within this project. The technique is a slight
modification of conventional non-contact mode SFM, and is illustrated in Fig. 5.10.
Figure 5.10: Schematic illustration of SFM nanolithography based on local oxidation. A
negative potential is applied between the conductive tip resulting in local oxidization of the
sample surface.
5.3 Scanning Probe Lithography 56
In order to enable lithography the cantilever needs to be conductive. As a voltage is
applied between the tip and the sample the sample surface is oxidized if a voltage is
applied which is greater than the threshold voltage Vth of oxidization. The oxidiza-
tion is achieved in the presence of water on the sample which supplies to necessary
oxidization reagents as the water is hydrolyzed by the applied bias. The OH−-groups
in the hydrolyzed meniscus are accelerated by the potential difference between the tip
and the sample into the thin Al-film which is locally oxidized. The oxide growth is
determined by the diffusion time and the magnitude of the applied voltage. The oxi-
dization process is ultimately self-limited, as the oxide thickness increases the diffusion
barrier increases eventually stoping the oxidization.
The threshold voltage is needed in order to create the necessary water meniscus be-
tween the tip and the surface at a finite separation. As shown by Schenk et al. in
Fig. 5.11. [84] a water meniscus is formed as a sharp tip is brought into contact with
a surface having a thin water film.
Furthermore, the width of the water meniscus can be controlled by adjusting the
tip-sample distance. This means that the lithography line width can be adjusted by
controlling the tip-sample separation which changes the meniscus width and hence the
oxidization cross section area. The formation of the water meniscus can be monitored
by analyzing the cantilever oscillation amplitude after applying a voltage pulse V ≥
Vth to the cantilever synchronized with turning off the feed-back loop. After meniscus
formation the oscillation amplitude is reduced compared to when the feed-back loop
was turned on. This is due to the pull-down force exerted by the water meniscus on
the cantilever. Lithography with minimum linewidths down to a few nanometers has
been reported [85]. Another benefit of using non-contact SFM lithography is lack of
tip-wear compared to contact SFM lithography which drastically would reduce the
resolution and the reproducibility.
5.3.1 Process
I performed the SFM nanolithogarphy under the guidance of F. Pe´rez-Murano at
CNM. The lithography system is an Digital Instruments Dimensions 3100. The sample
is coated with a 6-10 nm thin Al film which is to be oxidized. The plane of the
surface chosen for lithography is recorded using the SFM. The recorded plane is used
to achieve a controlled tip-sample separation as the feed-back loop is turned off during
lithography. A voltage equals to or greater than the threshold voltage is applied to
create the water meniscus necessary in order to oxidize the Al.
The lithography parameters are the humidity, oxidization voltage, and the writing
speed. Typically one needs to test the parameter space for each sample due to pos-
sible variations in the amount of native Al oxide of the Al, humidity variations, and
the condition of the tip. Typical lithography parameters at ambient air conditions
are voltages in the range from 20-35 V and writing speeds in the range of 1-5   m/s.
The great benefit of SFM nanolithography is that the lithography result can be mon-
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Figure 5.11: Time-resolved sequence of SEM images recorded with an ESEM-E3. The
water meniscus between the tungsten tip and the Pt/C-coated mica is clearly visible (a)-(d).
Due to locally decreasing relative humidity the meniscus becomes gradually smaller until it
snaps off. The sequence was recorded at a pressure of 1.2 kPa within 11 s and each image
was acquired within about 2 s.[84]
itored instantly after the oxidization process using the SFM nanolithography system.
Hence, one gets direct feed-back on wether one have been using the optimal process
parameters.
The rest of the processing is identical as for direct write laser lithography based on
oxidization of Al. The SFM defined pattern is revealed by selective wet etching using
H3PO4.
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Results
As mentioned the minimum linewidth can be controlled by increasing or decreasing
the tip-sample separation. Figure 5.12 illustrates this phenomena. As the tip-sample
separation is increased the linewidth also decreases as a consequence of the reduced
channel width for the oxidizing OH−-groups. An oxide linewidth of approximately 20
nm is achieved using a voltage of 25V and a writing speed of 1   m/s.
Figure 5.12: SFM image taken directly after SFM nanolithography of an 6 nm thick Al
film on a SOI-substrate. The minimum linewidth is approximately 20 nm.
Examples of oxide patterns defined on 6 nm Al on SOI are shown in Fig. 5.13.
Fig. 5.13(c)-(d) illustrates the reason why it is possible to monitor the oxidization
result after lithography. The reason it the volume expansion as the Al is oxidized
forming Al2O3. After oxidization a 6 nm high step has been formed due to this vol-
ume expansion, which is well enough to be detected by SFM. The linewidth of the
cantilever structure was measured to 150 nm as seen in Fig. 5.13(e)-(f).
As a consequence of the direct visualization of the lithography result without de-
taching the SFM cantilever from the surface introduces a level of flexibility which is
unperceived by any other lithography technique available. It is shown to be possible
to ”repair” delicate structures with nanometer precision, as illustrated in Fig. 5.14.
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Figure 5.13: SFM images of resonator patterns defined in 6 nm Al on SOI using SFM
nanolithography. (a) Al/SOI surface before oxidization, the line at the bottom of the image
is a scratch. (b) The cantilever pattern after lithography using 28 V and 4 µm/s. (c)
Another cantilever structure, (d) the corresponding oxide step height is measured to be 6.7
nm. (e) A zoom in on the cantilever, (f) the cantilever oxide pattern is measured to have a
linewidth of 150 nm.
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Figure 5.14: SFM images after unsuccessful pattern definition. (a) The cantilever oxide
pattern is inhomogeneous with areas which have not been fully oxidized. (b) Zoom in on the
bottom part of the cantilever before and (c) after repairing the structure with nanometer
precision. (d) The cantilever pattern after pattern repair.
The technique has also been used for patterning on standard CMOS. This has been
shown to be extremely cumbersome due to the surface roughness of the poly0 layer.
The surface roughness necessitates that the cantilever in practise is operated in con-
tact mode lithography which inevitably results in linewidth degeneration. Another
problem as a consequence of patterning in contact mode using high voltages (50-60 V)
was the phenomena of dielectric breakdown. The dielectric breakdown destroys the
Al surface in the nanoarea completely, making it useless for further processing. This
is shown by the change of color in the nanoarea as viewed by the CCD of the SFM.
Furthermore, it is not possible to directly visualize the lithography result since the
surface roughness of the poly0 is of the same order of magnitude or greater than the
Al layer. Hence, the oxide volume expansion is not enough to give a clear topograph-
ical contrast. The only way to observe the result is optically which is not capable
to render detailed information. Figure 5.15 shows an oxidized pattern on standard
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CMOS and one can barely distinguish the cantilever and it is impossible to absolutely
determine feature sizes.
Figure 5.15: Optical image of a cantilever structure defined on standard CMOS as obtained
with the CCD of the SFM system.
The possibility to directly monitor the oxidization result after lithography and the
possibility to define patterns with linewidths below 10 nm makes SFM a powerful tool
for NEMS prototyping. However this necessitates a flat (roughness<2nm) and clean
surface. The maximum scan size which is feasible for reproducible results is 20×20
  m. If one desires to pattern larger areas the piezo needs to be retracted, the new
position needs to be found, and the piezo needs to be let to stabilize as the cantilever
is approached to the sample surface. All this is quite time consuming. Therefore SFM
nanolithography needs to be combined with other lithography techniques in order to
connect to   m-structures. Hence, SFM nanolithography at its present level is not a
process technology that would be used for large scale production.
5.3.2 SFM Nanolithography Combined with Laser Lithogra-
phy
In order to be able to connect NEMS devices defined by SFM nanolithography ad-
ditional lithography needs to be added in order to define structures such as wires or
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bonding pads.
By using direct write laser lithography based on oxidization as the complementary
lithography technique seamless pattern transfer is achieved. The same Al layer is
used for the two oxidation processes. After the SFM patterning the sample is ideally
patterned as soon as possible using laser lithography in order to limit native oxide
formation. Since the oxidization of Al on CMOS renders a color contrast, as seen in
Fig. 5.15, it is possible to use the CCD of the laser system to make alignment onto a ox-
idized square as small as 3×3   m. After the two oxidization processes the non-oxidized
Al is etched using H3PO4 as previously described. Results of NEMS prototyping using
a combination of SFM nanolithography and direct write laser lithography are shown
in Fig. 5.16.
Figure 5.16: SEM images of a NEMS resonator device defined by a combination of SFM
nanolithography and direct write laser lithography. (a) Tilted view of NEMS structure de-
fined by SFM and wire bonding pads defined by DWL. (b) Magnification of NEMS structure
after anisotropic RIE. (c) Top view and (d) tilted view of a fully processed NEMS device.
As another alternative it is also possible to use the other laser lithography technique
based on ablation of a polymer followed by metal lift-off. In this case the CMOS
chip is patterned by SFM and the non-oxidized Al is removed by the H3PO4 etch-
ing. Thereafter the chip is treated with the standard laser ablation process sequence.
Examples of a structure defined on SOI-CMOS are shown in Fig. 5.17. After laser
ablation and development, Fig. 5.17(a)-(b), a 30 nm thick Al film is deposited fol-
lowed by lift-off, Fig. 5.17(c). The chip is thereafter treated with anisotropic RIE,
Fig. 5.17(d), and finally the sacrificial oxide layer is etched using HF, Fig. 5.17(e).
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Figure 5.17: SEM images of a NEMS resonator device defined by a combination of SFM
nanolithography and direct write laser lithography on SOI-CMOS. (a)-(b) Images after the
laser ablation process, followed by deposition of a 30 nm thick Al film followed by lift-off (c).
The chip is thereafter treated with anisotropic RIE which transfers the etch mask pattern to
the structural silicon layer (d), and finally the sacrificial oxide layer is removed by HF wet
etching. The width of the cantilever is approximately 300 nm wide and the silicon thickness
is approximately 1.3 µm.
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5.4 Electron Beam Lithography
Beginning with the worldwide use of SEMs in 1965, when the Cambridge Instrument
Company in England marketed their Stereoscan 1 SEM, followed by the almost si-
multaneous release of the JSM 1 SEM by JEOL in Japan, a new type of lithography
technique emerged. The possibility to use computers to move and control an electron
beam over a sample surface with nanometer precision lead to the development of elec-
tron beam lithography (EBL), which has had an enormous impact on the development
of IC and nanotechnology. The JSM 1 SEM had a resolution of 25 nm (at 25kV) and
enabled 30,000×magnification. The year after the introduction of the JSM 1 SEM
JEOL introduced their first electron beam lithography system.
Figure 5.18: Schematic illustration of the main constituents of an EBL and SEM system.
The instrumentation principle of EBL and SEM systems is illustrated in Fig. 5.18.
The most important parts are the electron source, which often consist of a thermal
field emission emitter such as ZrO/W or LaB6, that emits electrons when heated by
an applied current. Various coils are used to produce electromagnetic fields which acts
as electromagnetic lenses bending and focusing the produced electron beam. By using
several electromagnetic fields acting along the beam path, the electrons are accelerated
to the desired energy and can be focused to a specific point on the sample.
EBL is a serial lithography technique based on local electron exposure of a electron
sensitive polymer film (resist). As the electron beam is scanned over the resist the
electrons interact with the polymer resulting in a chemical change similar to photo
lithography. The exposed resist is either cross-polymerized or the polymer chains are
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broken (depending on the type of resist). After exposure the areas of the resist that
has the lowest molecular weight can be rinsed away in dedicated solvents. Similar
to photo lithography a pattern is exposed in the resist which thereafter is developed,
revealing the defined structure.
EBL is the most common way of producing nanometer structures and is also used
for production of high quality photo- and x-ray lithography masks. The resolution of
an EBL system is resist and system dependant, but resist patterning down to some
tenths of nanometers is routinely achieved. The resolution is mainly governed by the
energy of the electrons, the beam current, the beam size/profile and the sensitivity of
the resist.
5.4.1 EBL Process
Electron beam lithography has mainly been performed at Lund University by S. G.
Nilsson [86] on standard CMOS, and preliminary processing has been performed on
SOI-CMOS at MIC. The system at Lund University is a modified JEOL JSM 6400
SEM with a LaB6 cathode. The system at MIC is a JEOL JBX-9300FS with a ZrO/W
emitter. This JBX-system is able to define patterns on 12”-wafers with a stitching
error of 10 nm.
Figure 5.19 illustrates the different processing steps as outlined below.
Figure 5.19: Schematic illustration of the Electron Beam Lithography process used.
A positive resist bi-layer system is deposited on the CMOS chips by spin coating.
First, the CMOS chip is spin-coated with ZEP at a spin speed of 6000 rpm for 30 s after
which the chip is baked on a hot-plate at 180◦C for 15 minutes. Next, the CMOS chip
is spin-coated with PMMA at a speed of 3000 rpm at 30 s after which the chip is baked
at 180 ◦C for 10 minutes. A bi-layer composition of approximately 70 nm PMMA on
top of a 130 nm thick ZEP layer is achieved, Fig. 5.19(1). The bottom layer consists of
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approximately 170 nm of ZEP-520A7 and the top layer consists of approximately 70
nm of PMMA 950 A4. Following the EBL exposure, Fig. 5.19(2), the resists are first
developed in a mixture of methylisobutylketone/isopropanol (MIBK:IPA; 1:3) for 60
s followed by rinsing in IPA for 30 s, Fig. 5.19(3). This step develops the top PMMA
layer without affecting the underlying ZEP layer. Thereafter the ZEP is developed
in O-xylene for 5 min with a final rinse in IPA for 30 s, Fig. 5.19(4). Then a 30 nm
thick Al layer is thermally evaporated, Fig. 5.19(5), and lifted off, using warm acetone
followed by PG Remover, Fig. 5.19(6).
Results
Examples of EBL defined cantilever mask structures using an acceleration voltage of
35 kV are shown in Fig. 5.20. As shown the mask is very well defined and and is an
ideal RIE etch mask.
However, the use of the standard acceleration voltage of 35 kV severely damages
the functionality of the CMOS circuitry. In order to circumvent CMOS damage the
acceleration energy has been reduced to 3 kV which has shown to be well within the
allowed irradiation energy range.
Low energy EBL exposure can be a method to achieve high resolution without CMOS
irradiation damage. Examples of low energy EBL defined structures are shown in
Fig. 5.21.
As schematically illustrated in Fig. 5.22 there is an approximately 1.7   m step between
the poly-Si layer and the protection layer for the circuitry. Spin coating with thin
resist inevitably produces a thicker bi-layer at the edges of the structuring area. This
complicates low energy EBL since the exposure dose needs to be much increased at
these edges, but without overexposing the delicate CMOS circuitry which are in close
vicinity. Even by locally increasing the dose by one order of magnitude, compared
to the dose in the center of the nanoarea, does not improve the exposure quality
sufficiently at the edges.
It is clearly seen that the low energy electron beam lithography allows pattern defi-
nition with as high quality as the case with high energy electron beam.
5.4.2 EBL Combined With DWL-TA
In order to solve the problem with insufficient exposure using low energy EBL a
combination of low energy EBL exposure with laser ablation has successfully been
implemented. First, low energy EBL (3 kV, in order to minimize irradiation damage)
has been used for exposure on the resist bi-layer on CMOS. Second, DWL has been
used for writing holes or ”anchor points” using the identical resist bi-layer. The EBL
defined structure are hence connected to the rest of the CMOS circuitry, using the
laser method described in Chapter 5.2.3. After making the holes in the resist, the
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Figure 5.20: SEM images of NEMS resonators defined by EBL (35 kV) on standard
CMOS (a)-(b). (a) Top view of a 400 nm wide cantilever. (b) Tilted view of a 600 nm wide
cantilever. Due to proximity effects the width is greater at the apex compared to the anchor
point. (c) Shows a resonator structure defined on SOI-CMOS. The cantilever has a width
of 600 nm, a thickness of 1.3 µm and a length of 20 µm.
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Figure 5.21: SEM images of NEMS resonators defined by 3 kV EBL followed by 30 nm
Al lift-off on standard CMOS. The pattern definition is comparable to 35 kV EBL, and
cantilever width is 880 nm. However, due to insufficient exposure dose at the edges of the
nanoarea, where the resist is as thickest, the mask does not connect to the CMOS circuitry
and can hence not be used for processing.
CMOS chip has been developed according to standard EBL processing scheme as
previously described and metal lift-off has been achieved. As shown in Fig. 5.23 the
edge uniformity and the lateral positioning control is excellent between the EBL and
the laser defined areas.
Hence, on highly topographical samples such as CMOS chips, delicate EBL patterning
can be achieved using low energy EBL combined with laser ablation. This method
rendered the resonator devices which have been used for the performance characteri-
zation described in Chapter 7.
5.5 Summary
The lithography techniques which have been evaluated and used for the fabrication
of resonator devices onto CMOS has been presented. These different techniques have
all their merits and at a certain stage of the project it was difficult to identify a single
preferred technique. Laser lithography has proven possible to fabricate devices in the
500 nm linewidth regime both using oxidization of Al thin films as well as by ablation
of thin resist films. The yield and most importantly the reproducibility is an issue.
The amount of native oxide on the Al, quality of Al deposition, surface roughness of
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Figure 5.22: Schematic illustration of the cross section of the nanoarea of the CMOS (a)
and the 1.7 µm step from the bottom of the nanoarea to the surface of the CMOS (b). As
a consequence low energy EBL is not capable to fully expose the resist at the edges of the
nanoarea where the resist film is much ticker compared to the middle of the nanoarea, for
which the exposure dose has been optimized.
the poly0, as well as the varying thermal insulation of the oxide between individual
CMOS chips are a true challenge to overcome. In the case of laser ablation the main
problem is related to the uniformity of the resist spin-coating on a CMOS chip having
a profile with multiple steps. These techniques have however been an important aid
for the realization of devices using SFM nanolithography and low energy EBL.
SFM nanolithography has proven a powerful tool for situations when linewidth is the
most important issue and throughput is set aside. But the implementation of SFM
nanolithography on samples having a large surface roughness is not optimal and it is
not possible to use the full potential of the technique. At present the throughput is
low but there is potential for improvement using cantilever arrays similar to the idea
behind the IBM millipede project.
Low energy EBL has been the technique which has met the requirements of repro-
ducible fabrication of resonators with linewidths below 500 nm. The encountered
problem regarding the pattern definition at the edges of the nanoarea have been cir-
cumvented by a combination of lithography techniques.






























































































































































































































































































































































Figure 5.23: Optical images of cantilevers defined by EBL combined with DWL-TA. The
laser ablation is performed after the EBL exposure, but before the development of the resists.
(a) After EBL and DWL. (b) After 30 nm Cr lift-off. (c) After anisotropic RIE. (d)





The goal to develop ultra sensitive nano/micro-mechanical mass sensors based on
electrostatic actuation and capacitive readout necessitates that the electronics for
signal conditioning and amplification should be as close as possible to the mechanical
devise. This is in order to minimize the external noise contribution from the parasitic
capacitance. If one would use standard off-ship electronics and wire bonding the
parasitic capacitance would totally screen the capacitance signal of the resonance
measurement of the system. CMOS integration is a way to reduce the contribution
of the parasitic capacitance since the integrated current amplification circuits can be
placed within 50   m of the mechanical device.
Within the Nanomass II project both standard poly-Si CMOS as well as CMOS hav-
ing integrated silicon-on-insulator (SOI) islands have been evaluated. The monolithic
integration of resonators with CMOS is a non-trivial task, and during the project sev-
eral compatibility issues during fabrication have been encountered. The technological
obstacles and the way to circumvent them are discussed in the following chapter. A
condensed process sequence can also be found in Appendix 16.
6.1 The Post-Process
The fabrication of the resonators is based on CMOS compatible surface micromachin-
ing steps, such as reactive ion etching (RIE) and wet chemical etching. As shown in
the process flow chart in Fig. 6.1 the first task is to define an etch mask by lithography,
Fig. 6.1(b), consisting of Al, Al2O3 or Cr. This part is described in Chapter 5.
After the lithography process the defined metal pattern is used as an etch mask for
anisotropic RIE using an SF6:O2-plasma, Fig. 6.1(c). After the RIE process of the
CMOS chip a protection mask is applied in order to protect the CMOS circuitry from
the hydrofluoric acid (HF) wet etch which would etch the Al wires of the circuitry.
The protection mask is achieved by standard contact mask photolithography using 2.5
  m thick AZ5214E photo resist which has been baked at 120◦C for 1 min, Fig. 6.1(d).
Before spin-coating the CMOS chip has been treated with a HMDS-treatment which
consists of a gas phase silanization process in order to improve the adhesion of the
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Figure 6.1: Schematic illustration of post-process steps. (a) CMOS with defined nanoarea.
(b) Metal masking by lithography, followed by anisotropic RIE (c). A protective resist film
is spin-coated, followed by photo lithography (d). The cantilever is released by an isotropic
wet etch of the SiO2 using BHF (e) followed by a dry plasma release (f).
resist. After exposure and development the only area which is exposed to the HF-
acid is the nanoarea of the CMOS. The Al/Al2O3 etch mask has also been removed
since it is etched by the developer. Hence, it is critical that the resist coverage is
homogenous and that a good step-coverage is achieved, otherwise there is a large risk
that the developer might etch the wires of the CMOS circuit. The final release of the
cantilever is achieved by sacrificial wet etching of the SiO2 layer. The SiO2 is etched
by buffered HF, Fig. 6.1(e). Thereafter the chip is rinsed thoroughly with deionized
water after which the protective resist is remover in acetone. The sample is never
allowed to be dried out during the etching and rinsing since capillary forces would
otherwise act on the cantilever which can collapse onto the substrate surface. Stiction
is avoided by coating the chip with resist while the chip is kept in a liquid. After
spin-coating and soft-baking the resist is removed by a oxygen plasma in a RIE which
etches the resist and releases the cantilever, Fig. 6.1(f).
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6.2 Reactive Ion Etching
Reactive ion etching (RIE) is based on the combination of the chemical activity of
the gaseous species generated in a plasma and the physical effect caused by ion bom-
bardment on the material which is to be etched. This makes RIE a highly versatile
micromachining technique since the variety of available process parameters to be op-
timized, such as the mask material, etch material, chamber operation pressure, gas
mixtures, and acceleration voltage. Figure 6.2. illustrates the basic RIE system.
Figure 6.2: Illustration of a basic RIE system. The sample to be etched is placed on a RF
powered electrode.
Anisotropy is achieved by optimizing the process parameters so that the sidewall of
the etched structure is coated by an etch inhibiting film. The sidewalls of an etched
structure is not exposed to the ion bombardment, which results in that gaseous species
will remain on the sidewalls hence inhibiting the surface reactions causing the etching.
The bottom of the etched structure is continually bombarded with ions which prevent
molecules to remain on the bottom of the structure.
For the anisotropic RIE of the poly-Si of the standard CMOS an gas mixture consisting
of 30 sccm O2 and 10 sccm SF6 using a RF power of 35 W at 80 mTorr gives an
undercut of roughly 1
7
of the etch depth. By an etch rate of the order of 125 nm/min
the standard CMOS is etched for 7 min. The extended time is to ensure complete
etching through the layer since there can be poly0 thickness variations by as much as
±200 nm. SEM images of resonator devices after anisotropic RIE on SOI are shown
in Fig. 6.3.
In order to further improve the anisotropic RIE of poly-Si CHF3 could be added to
the gas mixture. This might be needed for the successful pattern transfer using mask
with minimum linewidth which are below one fifth of the thickness of the Si layer to
be etched.
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Figure 6.3: SEM images of resonator structures after anisotropic RIE. (a) The width of
the cantilever is 400 nm and the thickness of the silicon of the SOI is 1.3 µm. (b) Magni-
fication of a section of another device which displays the vertical sidewall after anisotropic
RIE.
6.3 Stiction
In fabrication of MEMS and NEMS devices by surface micromachining often rely on
wet etching of a sacrificial layer in the final release of the mechanical structure. As
the structural dimensions decrease the surface/volume ratio increases and as a conse-
quence the physics at surfaces become increasingly important. Specifically, avoiding
stiction of suspended micro- or nanostructures becomes an important processing is-
sue [52].
The fabricated resonator within this project are typically separated from nearby sur-
faces by distances of the order of a   m or less. Hence, there is a large risk of stiction
caused by capillary forces originating from the dehydration of meniscuses formed be-
tween suspended structures and these surfaces after complementary rinsing following
the wet etching steps [87]. In order to avoid stiction caused by capillary forces tech-
niques such as vapor phase HF- etching [88] and critical point drying [89] have been
developed which avoids meniscus formation. However, these techniques are generally
complicated processes, and within the frame of this project vapor phase HF-etching
is not applicable due to possible damage of the CMOS. Instead, two other techniques
have been evaluated. These are freeze drying and an oxygen plasma based dry release
using a resit as an intermittent sacrificial layer.
6.3.1 Freeze Drying
Freeze drying is a method in which the liquid meniscus formation is circumvented by
having a direct transition from solid to gas phase of the final solvent in the sacrificial
SiO2 wet etching process. The condensed process can be found in Appendix 17.
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After the sacrificial wet etching of the SiO2 layer using hydrofluoric acid (HF) the chip
is is thoroughly rinsed in de-ionized water for 5 minutes. Thereafter the resist layer
protecting the CMOS circuitry from the BHF is dissolved using acetone. After rinsing
the chip in propanol the chip is immersed in liquid tert-butanol (TB). The TB has
been heated on a hot-plate at 50oC in order assure that the TB has been liquified, the
freezing temperature of TB is 25oC. The chip, covered with liquid TB, is placed on
a ceramic cooling plate inside a small vacuum chamber immediately freezing the TB
to solid form. The TB slowly evaporates as the chamber is evacuated. After leaving
the chip in vacuum for 12 h the TB has evaporated completely and the suspended
structures have been released.
By using the freeze-drying method stiction caused by meniscus dehydration is cir-
cumvented. However, the technique has a disadvantage. One of the problems with
the freeze drying technique is the risk of contamination. Figure 6.4 shows an exam-
ple of a cantilever structure with large amount of contaminants on the surface after
freeze drying. This is highly undesirable for the production of any sensor system and
becomes a critical issue when the contaminating particles and the dimensions of the
mechanical sensor system are of the same size range. The contaminations are possibly
caused by chemicals having a lower freezing temperature than the TB, e.g. water, and
the TB needs to be used as fresh as possible in order to limit contaminations.
Figure 6.4: SEM image of contaminations after the Tert-Butanol release.
6.3.2 Dry Plasma Release
Due to the contamination issues concerning the freeze drying technique a dry release
process using an intermittent sacrificial layer has been investigated [87] as suggested
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by Orpana et al. [90]. The process is based on plasma etching of an sacrificial resist
which acts as a support for the suspended NEMS device. The condensed process
sequence is listed in Appendix 18.
After that the cantilever has been released from the substrate by an isotropic wet etch
of the sacrificial SiO2 layer, using hydrofluoric acid (HF), it is thoroughly rinsed in de-
ionized water and the protective resist layer is dissolved using acetone. The sample is
not allowed to dry at any point during the rinsing/coating process. Subsequently, the
sample is placed in acetone, after which liquid photoresist (AZ5214E) is applied until
the liquid covering the sample is concentrated resist. The AZ-resist covered sample
is then spun at 3000 rpm for 30 s and subsequently soft-baked at 90◦C, resulting in
a 1.7   m thick resist layer fully encapsulating the suspended cantilever, as shown in
Fig. 6.5(a).
Figure 6.5: Optical image showing a suspended cantilever structure integrated on a CMOS
chip. The cantilever is fully encapsulated in resist and is not sticking. (b) SEM image
showing a cantilever structure fabricated using the dry release method. The cantilever is 30
µm long with a width of roughly 450 nm as defined by 35 kV EBL. The cantilever thickness
is 600 nm and the gap between the cantilever and the substrate is 1 µm.
By inspection of the focal plane of the cantilever, compared to the parallel electrodes,
using an optical microscope one can determine that the cantilever indeed is freestand-
ing. The resist layer acts as a support for the suspended mechanical structure. Finally,
the structure is released using RIE by a oxygen plasma (99:20 sccm O2:N2, 30 W, 80
mTorr for 15 min).
The dry release method does not damage structures of nanometer dimensions and
has been implemented in the cantilever production. Furthermore, it reduces the risk
of contamination which is important for the fabrication of sensor systems. Another
benefit is the possibility to store and transport a fabricated device encapsulated in




In addition, in order to reduce in-use stiction after the release, it is possible to expose
the released device to a CHF3 plasma. This deposits a fluorocarbon (FC) film on
the device acting as an anti-stiction layer. Plasma deposited FC films have previously
been used as anti-stiction layers and have shown excellent anti-stiction properties [91].
Moreover, plasma deposition has shown to produce thin FC film thicknesses of the
order of a few nm [92], which is highly desirable in NEMS production. X-ray emis-
sion spectroscopy can be used for the confirmation of the existence of the FC film.
X-ray emission spectra acquired with energy dispersive spectrometry (EDS) inside a
scanning electron microscope (SEM) using 3 keV electrons show the expected fluorine
signal at 0.68 keV and a carbon signal at 0.28 keV, Fig. 6.6. An untreated Si refer-
Figure 6.6: X-ray emission spectra acquired with EDS inside a SEM, using a 3 keV electron
energy. The CHF3 plasma treated sample shows the expected fluorine signal at 0.69 keV
and the carbon signal at 0.28 keV, compared to the un-coated reference sample which only
shows the Si signal at 1.74 keV.
ence sample does not display these peaks, confirming the existence of a fluorocarbon
coating. Ellipsometry was not a viable way to measure the FC film thickness due to
the very thin coverage. Similar FC plasma coatings have previously been examined
by x-ray photoelectron spectroscopy (XPS) and revealed a film thickness of about 5
nm [92].
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6.4 CMOS Compatibility
The compatibility between the CMOS performance and the used lithography tech-
niques has been made. The characteristics such as the threshold voltage for the NMOS
and PMOS transistors have been monitored before and after processing. A brief sum-
mary of result achieved by F. Campabadal at UAB is presented in this section.
6.4.1 CMOS Compatibility: DWL
After DWL processing no significant difference is observed compared with results
obtained before CMOS processing. In particular the threshold voltages for NMOS
and PMOS transistors, Fig. 6.7, for the measured chips show no significant difference
after laser processing. Therefore it can be concluded that monolithic integration of
cantilever structures with CMOS circuitry using DWL and the surface micromachining
steps described in this chapter does not cause significant CMOS compatibility issues.
Figure 6.7: Graph showing the threshold voltage for CMOS NMOS and PMOS transistors
before and after laser processing. Process I stands for the definition of the nanoarea using
RIE. Process 4 stands for the full laser lithography process including the release of the
cantilever structures. The dotted lines highlight the acceptance level of the CMOS foundry,
which does not mean that a slightly higher/lower value means that the circuit does not work.
6.4.2 CMOS Compatibility: EBL
A compatibility study regarding the influence on the performance of the CMOS cir-
cuitry due to exposure to an high energy electron beam was performed. The reason
for the investigation was that it was observed that the performance of the CMOS
circuitry degraded after conventional EBL processing. In this study the poly0 layer
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of the nanoarea of the CMOS has been exposed at Lund University using electron
energies of 4 kV, 10 kV, 15 kV, and 35 kV followed by 30 nm Al lift-off. The poly0
layer is electrically connected to the gate of an NMOS transistor. Since the NMOS
transistor has the four terminals available, it is possible to measure the complete
electrical characteristics of the transistor.
The electrical characterization of the NMOS transistor revealed that high energy EBL
indeed changes the characteristics. The results obtained for the 5 processed samples
at the same conditions are summarized in Fig. 6.8.
Figure 6.8: Graph showing the threshold voltage for NMOS transistors before and after
EBL processing.
In view of these results we can conclude that EBL processing of resonator devices on
CMOS leads to a degradation of the NMOS transistor characteristics when the EBL is
carried out at an e-beam acceleration voltage of 35 kV. The most severe degradation
corresponds to a shift of the threshold voltage to negative values of the order of 0.9
V.
When EBL is carried out at acceleration voltages lower than 15 kV, most of the
differences are within the tolerances for the CMOS technology used, and would con-
sequently not lead to a significant degradation of the performance of the CMOS
circuitry.
The finding that EBL seriously effects the CMOS circuitry has also resulted in that
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SEM inspection of fabricated devices has been limited, even using acceleration voltages
as low as 3 kV. This is since when one performs SEM on CMOS chips inevitably the
whole circuit is exposed which is not the case for EBL where only the nanoarea
is exposed. As one measures the out-put signal of a plain CMOS chip without any
processing the coupling between the input voltage and the out-put voltage is degraded
over a time period of 30 min using an acceleration voltage of 3 kV, which is a typical
SEM inspection time.
6.5 Summary
The CMOS compatible post-process has been described. The main difficulties in the
post-processing of standard CMOS have been related to:
 Quality of the RIE etch mask. The mask quality has been improved by 30 nm
thick metal masking using EBL and DWL-TA.
 Thickness variations of the poly0 layer, which occasionally has complicated the
anisotropic RIE by over/underetching.
 Inadequate adhesion of the HF-protective resist film, which results in etching of
the CMOS Al wires by the developer and the HF-acid. The adhesion has been
improved by adding an adhesion promoter by HMDS-treatment.
 Process induced stiction by capillary forces. This has been circumvented by a
dry release process.
Furthermore, it has been identified that high energy EBL severely degrades the perfor-
mance of the CMOS circuitry. In order to circumvent irradiation damage acceleration
energies below 15 kV should be used. Another option would be to try to ground the




The electrical characterization of the cantilever based mass sensor system is described
in the following chapter. The resonance response has been verified both optically as
well as electrically using the on-chip electronics. A custom made chamber has been
assembled in order to ensure characterization in a controlled environment. CMOS
chips having single cantilever devices as well as chips having arrays of 4 or 8 cantilever
structures have been characterized using this chamber. Finally, the mass sensitivity
in air has been investigated by placing punctual masses (latex beads, glycerine drops)
onto the apex of the cantilever and measuring the resulting frequency change.
7.1 Optical Verification
Initial optical verification in air has been preformed by mounting the chip on a probe
station and then monitoring the resonance of the cantilevers using the microscope of
the probe station. Since the width of the cantilevers is below 1   m the microscope
renders a blurred image of the outline of the cantilever. Hence, a detailed character-
ization of the resonance frequency and other properties such as the Q-factor is not
possible using the present optics of the probe station. However, the method is use-
ful for determining which devices are mechanically functional and also to deduce the
approximate position of the resonance frequency for later more detailed studies using
the on-chip electronics.
7.2 Controlled Environment Chamber
Detailed characterization of the cantilever system is performed in a custom made
chamber in which the pressure is controllable. The chamber has been assembled at
MIC by R. Sandberg and W. Svendsen [93] at the Department of Micro and Nan-
otechnology as part of the Nanomass II project and is illustrated in Fig. 7.1.
The chamber is made out of stainless steel due to its small chemical reactivity. There
are electrical connections inside the chamber for connecting the chip to the measure-
ment equipment outside the chamber using KF-flanges. At present the pressure can
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Figure 7.1: Gas chamber illustration (a) and image from the lab (b)-(c). (b) Top view
showing the connection grid for the CMOS chip mounted on a CPG inside the chamber.
(c) The external measurement equipment.
be controlled down to 101 Pa, and the future objective is to have the possibility to
have a pressure down to 10−2 Pa.
7.3 Measurement Instrumentation
In order to be able to measure inside the chamber the chip is mounted on a ceramic
pin-grid chip (CPG) (CPG12006, Spectrum Semiconductor Materials) using double
sided carbon-tape, as shown in Fig. 7.2.
The electrical connections to the pin-grid chip are made by standard wire bonding
between the CPG-pads and the appropriate bonding pads on the chip using a Wedge
bonder. It is possible to have up to 5 devices simultaneously wire bonded on the
CPG. The bonding scheme is displayed in Fig. 7.3.
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Figure 7.2: Wedge bonded CMOS chip mounted on ceramic pin-grid chip (CPG).
Figure 7.3: An illustration of the CMOS chip and a SEM image of a single system with
the connection scheme.
When the chip has been mounted in the CPG-holder inside the chamber the mea-
surement electronics are connected to the appropriate port on the connection socket
outside the chamber, according to the connection scheme. The network analyzer gives
an AC voltage output, which is connected in series with a DC voltage to the driver
electrode. Another DC voltage source is connected to the comb-capacitor Vdp in or-
der to polarize Vg to ensure optimal operation of the buffer amplifier. DC voltages
of ±2.5 VDC are applied in order to polarize the buffer amplifier. The out-put of the
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circuit is connected to a network analyzer (HP4194A) and to an oscilloscope. The
oscilloscope is used for fast verification that the CMOS circuitry is working according
to the design. If the circuitry is not working properly it is difficult or impossible
to polarize the amplifier and this is seen by analyzing the output signal using the
oscilloscope. If the circuit is damaged there is often no coupling between the applied
polarization voltages and the output voltage Vout.
7.4 Single Cantilever CMOS Characterization
As predicted electrical measurements performed on cantilevers without integrated
CMOS circuit did not show any appreciable resonance frequency signal, due to the
screening effect of the parasitic capacitance introduced by the pads and external wires.
7.4.1 Resonance Frequency
The on-chip resonance frequency response of a low energy EBL defined poly-Si can-
tilever having a length of 20   m, a thickness of 600 nm and a width of 420 nm is
shown in Fig. 7.4. The resonance frequency was measured at a pressure of 0.4 mbar
using an applied peak-to-peak AC voltage of 600 mVpp, a DC voltage of 1 VDC , and
a polarization voltage of Vdp = 8V .
Figure 7.4: Graph showing the resonance frequency as measured using the integrated
CMOS circuitry. The resonance frequency at the pressure of 0.4 mbar, Vpp = 600 mV,
and VDC = 1 V, is found to be 1.487 MHz.
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The resonance frequency is measured to be approximately 1.487 MHz, which is rela-
tively close to the calculated resonance frequency of f0 = 1.491 MHz using a Young’s
modulus of E = 180 GPa. The resonance curve has the expected shape with a res-
onance and anti-resonance peak which originates from the presence of the parasitic
capacitance in parallel with the cantilever-driver electrode capacitance. The anti-
resonance peak, for which the impedance has a maximum, is found a few kHz above
the resonance peak.
7.4.2 Spring Softening
The same device has been investigated with respect to the applied DC voltage as
shown in Fig. 7.5. As the VDC is increased the resonance frequency reduced. This
behavior is supposed to be due to electrostatic spring softening. The reduction of the
resonance frequency is caused by the increase of electrostatic force as VDC is increased.
The influence of the electrostatic force on the cantilever can be described as a reduction
of the effective spring constant of the cantilever, as discussed in Chapter 3.4. The
unperturbed resonance frequency of the system is determined by first plotting the
resonance frequency as a function of the applied DC voltage squared and then finding
the intersection of the linear fit with the y-axis at zero applied voltage. By this
method the resonance frequency was determined to be 1.487 MHz.







= 175± 18 GPa (7.4-1)
in which l=20   m is the length and w=425 nm is the width of the cantilever,
ρ=2.33·103 kg/m3 is the mass density of the poly-Si, r0 = 0.2427 is a geometrical form
factor for the fundamental vibration mode originating from the Euler-Bernoulli beam
equation, as described in Chapter 3.1. The error is estimated by using ∆l = ±200
nm, ∆ρ = ±1 · 10−5 g/m3, ∆f = ±5 kHz, and ∆w = ±10 nm. The calculated
Young’s modulus is in consistency with measurements on similar poly-Si thin films
with E=158±7 GPa [94].
7.4.3 Pressure
The chamber makes it possible to characterize the frequency response, as well as
the Q-factor response, as a function of the chamber pressure. Investigation of the
resonance frequency behavior at a pressure ranging from 101−105 Pa was made. The
response of the normalized resonance frequency ( f
f0
) as a function of chamber pressure
is displayed in Fig. 7.6.
As the pressure is reduced, the resonance frequency is slightly increased at a constant
DC voltage of 9 VDC . This is an effect due to that the effective mass of the cantilever
decreases as the amount of gas molecules that moves with the cantilever is reduced
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Figure 7.5: Graph showing the resonance frequency as a function of the applied DC volt-
age squared. The graph display the effect of spring softening. The unperturbed resonance
frequency is found from the intersection with the y-axis, and is found to be 1.487 MHz.
as a consequence of the reduced pressure. The reason for that the f
f0
ratio does not
reach 1 is due to the electrostatic spring softening of the cantilever. An analytical










in which fn,vac is the frequency of the n:th resonance mode in vacuum, ρm = 1.16
kg/m3 is the density of the measurement medium (assuming N2) at room temperature,
t is the thickness of the cantilever, ρc is the mass density of the cantilever material,
and w is the width. The calculated dependence is shown in Fig. 7.6 and display the
similar characteristics as the measured frequency dependence. The relative change is
twice as large for the measured device compared to the theoretical calculation which
might be due to the increased air damping at ambient conditions due to the small
separation (g ≤ 1   m) between the cantilever and the parallel driver electrode.
Furthermore, investigation of the Q-factor dependence as function of pressure has
been made. The Q-factor was estimated by measuring the f
∆f3dB
from the gain signal.
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Figure 7.6: Graph showing the normalized frequency response f
f0
as a function of the
pressure.
The quality factor was measured in the range from 101− 105 Pa and display a log-log
dependence as shown in Fig. 7.7.
Given the actuation voltage of 1 VDC and 0.9 Vpp a quality factor of approximately
4500 is determined at a pressure of 0.4 mbar. The quality factor is reduced to 30 at
ambient air conditions. This is comparable to visual characterization of similar sized,
equivalent resonators that were not CMOS integrated. Here, a quality factor of 70
was found for air operation [74] and the value increased to approximately 20000 for
operation at a pressure of 10−2 Pa [64]. The graph showing the Q-factor as a function
of the pressure looks as expected since the pressure is in the regime where external
dissipation mechanism are the dominating ones, as discussed in Chapter 3.2. In the
pressure regime from 101− 103 Pa the dominating dissipation mechanisms are due to
damping caused by individual collisions of gas molecules with the resonator surface,
hence called molecular-regime. In the pressure regime 103 − 105 Pa the dominating
dissipation mechanism is due to viscous friction. The influence of the pressure on the
Q-factor is reduced as the pressures comes below 101 Pa (below the range of Fig. 7.7)
and the dominant dissipation mechanisms below this pressure are the intrinsic.
7.5 Cantilever Array CMOS Characterization 90
Figure 7.7: Graph showing the Q-factor as a function of the chamber pressure.
7.4.4 Gas Composition
In order to investigate the sensitivity towards different gas compositions measurements
were performed by changing the chamber gas composition from an air mixture to
nitrogen. The end result was that no appreciable change in resonance frequency was
noticed, as shown in Fig. 7.8. This was expected since the energy dissipation should
be approximately the same comparing nitrogen molecules with the molecules in plain
air. However, It would be interesting to compare nitrogen with a heavy noble gas such
as Argon or Xenon, for which one should see a reduction of resonance frequency due
to the Q-factor reduction as a consequence of molecular dissipation. Such experiments
are planned in the near future.
7.5 Cantilever Array CMOS Characterization
In order to investigate the possibility of using cantilever arrays a test batch of arrays
with 4 and 8 microcantilevers was integrated with CMOS, as shown in Fig. 7.9. The
arrays have been characterized using the same methodology as for the single cantilever
chips. The cantilevers are defined in poly-Si by photo lithography. The cantilever
7.5 Cantilever Array CMOS Characterization 91
Figure 7.8: Electrical characterization of the resonance frequency response comparing air
and nitrogen at 105 Pa, using 10 VDC and 0.8 Vpp.
arrays have multiplexed connections between the cantilevers and the read-out circuitry
to allow simultaneous measurements of multiple cantilevers. The difference in the
CMOS design between the single cantilever chips and the array chips is that a digital
module has been incorporated in the array chip circuitry in order to manage the
cantilever multiplexing.
7.5.1 Resonance
Using an array of 4 cantilevers simultaneous dual detection of the resonance frequency
in air was achieved, as shown in Fig. 7.10.
The resonance frequency is 502 kHz for cantilever nr1 and 513 kHz for cantilever nr2,
using 9 VACpp and 18 VDC at 10
5 Pa. The theoretical resonance frequency using a
Young’s modulus of 180 GPa is 682 kHz. A single cantilever of an 8-component array
has a resonance frequency of approximately 440 kHz using Vpp=180 mV and VDC=0.5
V at a pressure of 102 Pa, as shown in Fig. 7.11.
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Figure 7.9: Optical images of 4 respectively 8 cantilevers with independent electrical ex-
citation and detection. The cantilevers in the 4-component array are approximately 50 µm
long, 1.2 µm wide, and 600 nm thick.
Figure 7.10: Dual electrical characterization of 2 cantilevers out of a 4-component array
in air. The resonance frequency is 501 kHz for cantilever nr1 and 512 kHz for cantilever
nr2.
7.5.2 Pressure
The Q-factor was also determined as function of the chamber pressure and is shown
in Fig. 7.12. The Q-factor was estimated by measuring the f
∆f3dB
from the gain
signal. The quality factor was measured in the range from 102 − 105 Pa and display
a similar dependence as previously shown in Fig. 7.7. The Q-factor for this device
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Figure 7.11: Electrical characterization of one cantilever out of a 8-component array at a
pressure of 102 Pa. The resonance frequency is approximately 440 kHz using Vpp=180 mV
and VDC=0.5 V.
is approximately 4000 at a pressure of 1.5 · 102 Pa. This is in consistency with the
measured Q-factor for the single cantilever system.
7.6 Mass sensitivity
In order to characterize the mass sensitivity in air of the resonator device, punctual
masses are placed on poly-Si cantilevers that were approximately 20   m long, 425 nm
wide and 600 nm thick.
7.6.1 Latex Bead
This experiment was performed together with S. Dohn at the Department of Micro
and Nanotechnology. In the experiment single latex beads having a diameter of 990
nm are placed selectively on the apex of the cantilever using a tungsten tip. The
tungsten tip is fabricated by etching a thin tungsten wire by anodic dissolution in a
KOH-solution. The final tip typically has a radius of curvature of below 1   m. The
tip is mounted on a piezo-micromanipulator having a precision better than 50 nm.
A Si-slide covered with the selected latex beads is mounted on a xyz-stage enabling
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Figure 7.12: Q-factor dependence as function of pressure for one cantilever in a 8-
component array. A Q-factor of approximately 4000 is reached at a pressure of 1.5 · 102
Pa.
positioning with a resolution of 50 nm. The positioning of the tip on the surface is
monitored by a Navitar microscope which has a resolution of the order of 20 nm.
The tungsten tip collects a latex bead from the Si surface as a potential difference is
applied between the tip and the sample surface, after which the Si-slide is replaced by
the CMOS chip having the pre-characterized nanoresonator. The tungsten tip with
the latex bead is positioned over the selected cantilever and as the bias is removed
the latex bead is transferred from the tungsten tip to the resonator.
The change of resonance frequency as a consequence of the deposition of a latex bead
on the apex of a poly-Si cantileveris shown in Fig. 7.13.
The resonance frequency was measured using an AC voltage of 6 Vpp and a DC
voltage of 14 V applied to the approximately 20   m long, 425 nm wide and 600 nm
thick nanoresonator. A resonant frequency of 1.470 MHz is measured at a pressure
of 103 Pa before the deposition of the latex bead. After the deposition of the latex
bead a frequency shift of 36.5 kHz is determined from the shift in amplitude. Using
Eq. 7.6-1 as described in Chapter 3.1:
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Figure 7.13: Electrical characterization of the resonance frequency response due to the





where meff = n1lwtρSi is the effective mass of the cantilever for the fundamental
vibration mode, calculated using a density of poly-Si ρSi= 2.33·106 g/m3, and a res-
onance frequency f0=1.487 MHz, an added mass of 580 fg is calculated. This is close
to weight of the latex bead of 540 fg calculated using the specifications given by the
manufacturer, ρlatex = 1.06·106 g/m3 and a bead radius r = 495 nm. Hence, the
resulting mass sensitivity of the system is of the order of 14 ag/Hz.
The only problem was that as the cantilever with the latex bead was to be imaged
in detail using SEM it became apparent that the bead was not positioned on the
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cantilever anymore. It is difficult to draw a clear conclusion to the origin of this, but
it is possible that the bead jumped to the driver due to charge accumulation as the
CMOS chip was irradiated by electrons in the SEM. It was not possible to measure
on the structure after the SEM irradiation.
7.6.2 Glycerine Drop
This experiment was performed by Associate Professor G. Abadal at the Department
of Electronical Engineering at UAB. In the experiment single glycerine drops are
placed selectively on the apex of the cantilever using a glycerine coated tungsten STM-
tip. The coating is achieved simply by dipping the tungsten tip in a glycerine solution.
The chip with the resonator device is placed on a probe station and the glycerine
coated tungsten tip is positioned in close vicinity to the selected cantilever using   m-
screws. As the glycerine coated tungsten tip is brought into contact with the cantilever
apex a transfer of glycerine to the apex of the cantilever is achieved. The deposited
glycerine drop has a diameter of approximately 500 nm, estimated by comparing the
drop size with the known width of the cantilever. Assuming a hemispherical volume
and ρg=1.26·103 kg/m3 the mass of the glycerine drop is estimated to be 41 · 10−18
kg (or 41 fg).
The resonance frequency is measured using a network analyzer. Figure 7.14 shows the
on-chip read-out before and after the positioning of a single glycerine drop at the apex
of the resonator. An AC voltage of 6 Vpp and a DC voltage of 14 V is applied to an
approximately 20   m long, 425 nm wide and 600 nm thick nanoresonator. A resonant
frequency of 1.453 MHz is measured in air before the deposition of the glycerine drop.
Directly after the deposition of the glycerine a frequency shift in air of 14.8 kHz is
determined from the shift in phase. From the frequency shift an added mass of 57 fg
is calculated using Eq. 7.6-1. For the presented system this yields a mass sensitivity
of 4 ag/Hz.
7.7 Noise - Ultimate Sensitivity
As discussed in Chapter 3.3, inevitably the ultimate mass resolution is limited by the
noise of the NEMS system. In order to get an estimate of the minimal detectable mass,
δM , which is the mass change that results in a frequency shift that overcomes the
noise floor, an investigation of the phase noise of the system needs to be conducted.
The magnitude of the phase noise, caused by both intrinsic and extrinsic noise sources
from the transducer and the readout circuitry is shown in Fig. 7.15.
From in Fig. 7.15 the phase noise can be determined to be on the order of 0.5 deg,
at a pressure of 0.4 mbar. Since the slope of the phase signal at the frequency of
the resonance peak was δφ
δf
= −0.108, the corresponding minimum frequency shift is
δf ≈4.6 Hz. Hence, the minimal detectable mass is calculated as:
δM = 2meffδf/f0 ≈ 18 ag. (7.7-1)
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Figure 7.14: The graph shows the resonance frequency shift after placing a glycerine drop
onto the cantilever apex.
This is in consistency with the experimental work by Ekinci et al. [96] regarding noise
limitations for nanoresonator mass sensor systems. The phase noise is increased as
one increases the pressure, due to the reduced quality factor, thermomechanical noise,
and perhaps mainly due to additional drift of the circuit.
At ambient conditions, the minimum frequency shift that can be monitored is of the
order of δf ∼ 100 Hz, which corresponds to an ultimate mass resolution in air less
than femtograms.
The ultimate resolution for a nanoresonator, equivalent with the single cantilever chip
structure, only taking intrinsic thermomechanical noise into account, and excluding
extrinsic noise limitations, can be approximated using Eq. 7.7-2. as discussed in
Chapter 3.3.
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∼ 1 ag (7.7-2)
where ET = kBT is the thermal energy at room temperature, Ec = meff4pi
2f 20 〈x2c〉 is
the driving energy, 〈x2c〉 ≈100 nm is the approximate mean square drive amplitude in
the direction of vibration still consistent with producing a linear response, and ∆b=1
kHz is the measurement bandwidth.
7.8 Summary
Single cantilever systems and cantilever array systems have been characterized in a
gas characterization chamber enabling controlled characterization situation. The Q-
factor has been determined to be 30 during operation in ambient air conditions and as
the pressure is decreased the Q-factor increases. This is due to the reduced damping
by gas molecules. The Q-factor reaches a maximum of 5000 at 101 Pa which is at the
pressure limit of the vacuum pump connected to the chamber. The Q-factor of the
array system is as high as 25000 at the same pressure.
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The mass sensitivity has been determined by placing latex beads having a diameter
of 1   m or glycerine drops onto the apex of the cantilever using a etched tungsten
tip. The frequency shift due to glycerine adsorption is 14.8 kHz which renders a mass
sensitivity of 4 · 10−21 kg (4 ag).
The ultimate mass sensitivity is limited by noise. Ultimately the only limiting noise
is due to intrinsic noise. The mayor source of intrinsic noise if one desires to operate
in ambient air conditions is the noise generated by thermomechanical fluctuations.
The ultimate sensitivity due to such noise is calculated to be of the order of a single
ag (10−21 kg) which is of the same order of magnitude as a single medium sized




The objective of this thesis has been the realization of nanoresonator devices based
on electrostatic actuation and capacitive readout integrated with CMOS for high
sensitivity mass sensing.
The theory of dynamic cantilever sensing has been discussed and it has been shown
that surpassed sensitivity could be achieved by miniaturization of the cantilever di-
mensions. The effect of the Q-factor and intrinsic and extrinsic noise sources have
been discussed.
The principle of electrostatic actuation and capacitive detection and the main con-
stituents of the CMOS circuitry has been presented. The CMOS consists of the CNM
CMOS25 technology which is a 2.5   m technology. The CMOS technique renders
constraints on the cantilever design due to that the bandwidth is limited to 1.7 MHz.
This restrict the resonance frequency of the cantilever and hence further minimization
beyond the dimensions of the cantilever structures demonstrated in this thesis has not
been feasible.
Since the cantilever ideally should have a width in the nanometer regime several
lithography techniques have been evaluated within the framework of the Nanomass
II project. Two laser lithography techniques enabling 500 nm linewiths have been
developed. One based on local oxidization of 6-10 nm thin Al films and the other based
on local laser ablation of a 200 nm polymer film followed by 30 nm Al lift-off. A more
advanced nanolithography technique is SFM nanolithography which has been used for
the oxidization of 6-10 nm thin Al films achieving linewidths of 20 nm. The technique
allows unsurpassed flexibility in the patterning of nanometer structures since direct
information on the pattern quality can be gained. The technique is not suitable for
patterning on rough surfaces as is the case for standard CMOS. Hence, the throughput
is very low on CMOS using the current technology level and the successful patterning
of as few as 10 patterns on a CMOS chip can take a few days of processing. The
preferred technology is EBL which routinely can pattern structures with a minimum
linewidth down to some tenths of nanometers. The only issue has been the CMOS
compatibility. It has been found that irradiation damage is drastically reduced as
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the acceleration voltage is reduced to below 15 kV. Within this project as low as
4 kV EBL has been performed which has presented new processing problems. The
insufficient low energy EBL exposure has been circumvented by using a combination
of EBL and DWL-LA.
A process scheme for the post-process fabrication of resonator devices onto pre-
processed CMOS has successfully been developed. The process circumvents process
induced stiction due to capillary forces by adopting a dry plasma release.
Finally, single cantilever systems as well as cantilever array systems have been char-
acterized in ambient air and in controlled environment using an custom made gas
characterization chamber. Q-factors of the order of 104− 105 have been achieved at a
pressure of 101 Pa. The effect of spring softening due to electrostatic force has been
demonstrated. The mass sensitivity has been determined by placing point masses on
the apex of the cantilever. Latex beads as well as glycerine drops have been used as
point masses and a mass sensitivity of the order of 10−21 kg/Hz has been determined.
This is of the order of magnitude as the mass of a single medium sized protein, such
as heme. For this system an ultimate mass sensitivity δM of the order of 10−21 kg has
been calculated based on thermomechanical noise. This is the sensitivity one could
achieve if one could exclude the extrinsic noise contributions from the CMOS and
the measurement equipment. The sensitivity is of the same order of magnitude as
presented by other research groups [17][97], even though we measure in ambient air
and at room temperature opposed to the others. Furthermore, we have used standard
CMOS which leaves plenty of room for performance optimization when using state of
the art CMOS foundries. Most importantly the developed fabrication methodology
can be directly transferred to such state of the art CMOS, which is what would be
necessary if one would commercialize such a system.
The applications of the resonator system which has been presented in this thesis are
multiple. The system could be used for characterization and calibration of advanced
evaporation systems, such as atom beam lithography systems, molecular beam epi-
taxy systems, or focused ion beam lithography systems. A collaboration has already
been initiated with the objective to integrate a similar device into a nanostencil atom
lithography system. A cantilever array system could be used for high sensitivity
detection of bio/chemical agents such as volatile compounds, nerve gases, or explo-
sives. Another application is with RF communication for example in the mobile phone
industry. A collaboration between UAB and EPSON has been initiated for the de-
velopment of new electromechanical elements for high frequency telecommunication
applications, based on the knowhow gained within the Nanomass II project.
To sum up the above it is clear that the initial objective indeed was met. However, in
order to further improve the sensitivity and possibly reduce the noise the fabrication
of resonator onto SOI-CMOS is to be pursued.The extrinsic noise could be reduced
by using a more advanced CMOS. Fabrication results have shown that it is possible
to fabricate resonator devices in SOI-CMOS using a similar process as used for the
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fabrication of resonators on standard CMOS. However, due to an CMOS design error
in the first batch it has not been possible to characterize these systems.
The issue of achieving selectivity during mass sensing is still an open issue and in order
to be able to use the system as a true biosensor much effort will be needed within
surface functionalization and definition of a test measurement system. A possibility
in defining a low throughput test system could be by placing pre-functionalized latex
beads on the apex of the cantilever and sense the added mass as complementary
molecules bind to the latex bead.
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Nanomechanical resonators have been monolithically integrated on preprocessed complementary
metal-oxide-semiconductor CMOS chips. Fabricated resonator systems have been designed to
have resonance frequencies up to 1.5 MHz. The systems have been characterized in ambient air and
vacuum conditions and display ultrasensitive mass detection in air. A mass sensitivity of 4 ag/Hz
has been determined in air by placing a single glycerine drop, having a measured weight of 57 fg,
at the apex of a cantilever and subsequently measuring a frequency shift of 14.8 kHz. CMOS
integration enables electrostatic excitation, capacitive detection, and amplification of the resonance
signal directly on the chip. © 2005 American Institute of Physics. DOI: 10.1063/1.1999838
The advances of nanotechnology can be utilized in de-
veloping portable sensor systems for applications in biologi-
cal, physical, or chemical sensing, achieving ultrasensitive
detection with low analyte consumption. One approach in
developing such a system is to make a nanoresonator device
where a change in the mass of the resonator is detected as a
change in the resonance frequency of the resonator. In order
to achieve the highest possible mass sensitivity, research on
fabrication, integration, and development of nanoelectrome-
chanical resonator systems is pursued.1–3 The most fre-
quently used techniques for measuring the resonance fre-
quency of a cantilever are based on optical detection.4 The
advantage is its inherent simplicity and high sensitivity.
Some disadvantages are problems with alignment capability,
miniaturization and portability. Resonator systems can
be actuated by piezoelectric, magnetic, or thermal
actuation.5–7 Another option is to use electrostatic actuation
and capacitive readout. This is achieved by connecting
nano/microstructures with standard microelectronics.
Previously,8–11 we have reported on the principle of design
and fabrication of cantilever resonators integrated with stan-
dard complementary metal-oxide-semiconductor CMOS
circuitry. CMOS integration enables simple electrostatic ac-
tuation, capacitive read-out, and signal amplification. In this
letter, we present the functional evaluation of CMOS inte-
grated cantilever structures achieving attogram/Hz mass
resolution in air.
The sensing principle is based on monitoring the reso-
nance frequency change of a cantilever as a function of mass
adsorption, e.g., due to the adsorption of molecules. The
nanoresonator structures are excited into lateral vibration by
applying an ac and dc voltage between the suspended canti-
lever and a fixed parallel electrode. The frequency shift upon
added mass is measured on-chip by capacitive resonance fre-
quency detection. CMOS integration reduces the parasitic
capacitance contribution and is hence crucial for our choice
of cantilever readout. Furthermore, CMOS integration allows
for increased functionality in terms of frequency tracking
and Q-factor enhancement,12,13 and can be used as a compo-
nent in a portable device.
The nanoresonators are defined by combined electron-
beam lithography and direct write laser lithography on a pre-
processed CMOS chip.11 Examples of fabricated 425 nm
wide, 600 nm thick, and 20 m long polycrystalline silicon
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poly-Si cantilevers, integrated on a CMOS chip, are
demonstrated in Fig. 1. We have used standard CMOS
technology14 which leads to cantilever design constraints,
limiting the highest detectable resonance frequency to ap-
proximately 2 MHz. The on-chip frequency response of such
a cantilever, as a function of applied dc voltage Vdc, is
measured using a gain-phase analyzer, see Fig. 2a. The
resonance frequency is reduced when the Vdc is increased,
due to electrostatic spring softening.15 The unperturbed reso-
nance frequency of the system is determined to be f0
=1.487 MHz from the intersection of the linear fit with the
y axis at zero-applied voltage, Fig. 2b. Electrical measure-
ments performed on equivalent cantilevers without an inte-
grated CMOS circuit did not show any appreciable reso-
nance frequency signal, due to the screening effect of the
parasitic capacitance introduced by the pads and external
wires. The Young’s modulus of the poly-Si cantilever is cal-






in which =20 m is the length and w=425 nm is the width
of the cantilever, =2.33106 g/m3 is the mass density of
the poly-Si, n10.2427 is a geometrical form factor for the
fundamental vibration mode originating from the Euler–
Bernoulli beam equation.17 The calculated Young’s modulus
is consistent with measurements on similar poly-Si thin films
with E=158±7 GPa.18
Resonator structures have been characterized in a cham-
ber in which the pressure has been controlled in the range of
1013 mbar–0.1 mbar. The quality factor as a function of the
pressure displays a log-log dependence, as shown in Fig.
2c. Given a dc+ac actuation voltage of 1 Vdc and 0.9 V
peak-peak VPP, a quality factor of approximately 5000 is
determined at a pressure of 0.4 mbar. The quality factor is
reduced to 30 at ambient air conditions. This is comparable
to previous visual characterization of similar sized equivalent
resonators that have not been CMOS integrated. Here, a
quality factor of 70 was found for air operation14 and the
value increased to 28 000 for operation at a pressure of
2 bar.8
In order to characterize the mass sensitivity of the reso-
nator device in air, punctual masses are placed on the canti-
lever. Single glycerine drops are placed selectively on the
apex of the cantilever using a glycerine coated scanning tun-
neling microscope STM tip. The deposited glycerine drop
has a diameter of approximately 500 nm, estimated by com-
paring the drop size with the known width of the cantilever.
Assuming a hemispherical volume and =1.26106 g/m3,
the mass of the glycerine drop is estimated to be 41 fg.
Figure 3 shows the on-chip readout before and after the con-
trolled positioning of a single glycerine drop at the apex of
the resonator. An ac voltage of 6 Vpp and a dc voltage of
14 V is applied to a 20 m long, 425 nm wide, and 600 nm
thick nanoresonator, similar to the resonator shown in Fig.
1c. A resonant frequency of 1.453 MHz is measured before
the deposition of the glycerine drop. Directly after the depo-
sition of the glycerine, a frequency shift in air of f
=14.8 kHz is determined from the shift in phase. From the






where meff=n1wt is the effective mass of the cantilever for
the fundamental vibration mode, calculated using a density
of poly-Si =2.33106 g/m3, and a resonance frequency
FIG. 1. SEM images of fabricated poly-Si cantilever structures on a CMOS
chip. a Top view image of a defined cantilever structure. The cantilever is
excited into lateral resonance by applying an ac and dc voltage between the
driver electrode and the cantilever. The cantilever is connected to a comb
capacitor in order to polarize the CMOS circuitry. b Tilted view image of
a 20 m long, 425 nm wide, and 600 nm thick cantilever.
FIG. 2. a On-chip readout using a poly-Si cantilever with a width of 425
nm, a thickness of 600 nm and a length of 20 m, at a pressure of 0.4 mbar.
The frequency signal from the CMOS circuitry was analyzed using a gain-
phase analyzer. The inset shows the fluctuation of the phase signal 
0.5° . b The effect of electrostatic spring softening is shown. The un-
perturbed resonance frequency of the system is determined from the inter-
section of the linear fit at zero-applied dc voltage. The fundamental reso-
nance frequency is 1.487 MHz. c The quality factor dependence on the
pressure displays a log-log relationship. A quality factor of approximately
5000 is determined at 0.4 mbar and 1 Vdc and 0.9 VPP.
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f0=1.487 MHz. Hence, the calculated mass sensitivity of the
system is 4±1 ag/Hz.
Inevitably, the ultimate mass resolution is limited by the
noise of the system. In order to get an estimate of the mini-
mal detectable mass, M, which is the mass change that
results in a frequency shift that overcomes the noise floor, an
investigation of the phase noise of the system needs to be
conducted. From the inset in Fig. 2a, the magnitude of the
phase noise—caused by both intrinsic and extrinsic noise
sources from the transducer and the readout circuitry—can
be determined to be of the order of 0.5° at a pressure of
0.4 mbar. Since the slope of the phase signal at the frequency
of the resonance peak was  /f =−0.108, the corresponding
minimum frequency shift is f4.6 Hz. Hence, the minimal
detectable mass is calculated as Mnoise=2mefff / f018 ag.
The ultimate resolution for a nanoresonator, equivalent with
the one presented in this letter, only taking intrinsic phase
noise into account and excluding extrinsic noise limitations
can be approximated using Eq. 3:19
Mintrinsic = 2meffET/Ecf/Q2f0  1 ag, 3
where ET=kBT is the thermal energy at room temperature,
Ec=meff42f02xc2	 is the driving energy, xc	100 nm is the
approximate root-mean-square drive amplitude in the direc-
tion of vibration still consistent with producing a linear re-
sponse, and f =1 kHz is the measurement bandwidth. This
is consistent with the theoretical/experimental work by
Ekinci et al.4,19 regarding noise limitations for nanoresonator
mass sensor systems.
The phase noise is increased as one increases the pres-
sure, mainly due to the reduced quality factor but also
adsorption/desorption processes on the cantilever and addi-
tional drift of the circuit are limiting factors. At ambient
conditions, the minimum frequency shift that can be moni-
tored is of the order of f1 kHz, which corresponds to an
ultimate mass resolution in air of the order of a few femto-
grams.
In conclusion, the characterization of a fully integrated
resonator mass sensor system in air and at low pressure con-
ditions has been discussed. CMOS integrated cantilevers
have been electrostatically excited into mechanical resonance
and the resonance frequency has been detected on-chip by
capacitive readout. The mass sensitivity of the system has
been determined by controlled positioning of glycerine drops
on a cantilever, whereby a mass sensitivity of the order of
4 ag/Hz is measured for a resonator system with a funda-
mental resonance frequency of 1.487 MHz. At 0.4 mbar, the
quality factor is determined to be approximately 5000. The
sensitivity of the system is comparable to recent results
achieved with resonator structures based on external actua-
tion and readout.4,20 Nanoresonator devices should be func-
tionalized in order to enable selective mass sensing. The ul-
timate goal is to develop nanoresonator devices as integral
parts of a portable sensor system.
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FIG. 3. The diagram shows the electrical resonance signal for a poly-Si
resonator structure as measured through the CMOS. At ambient conditions,
the resonance frequency was 1.453 MHz. The cantilever is 20 m long, 425
nm wide, and 600 nm thick. The cantilever is excited into resonance by
applying 14 Vdc and 6 VPP ac. The inset shows two glycerine droplets, one at
the apex of the cantilever and the other is on the parallel actuation electrode.
This is due to the fact that the glycerine-coated STM-tip touched the elec-
trode on the first approach, resulting in a glycerine drop on the electrode.
After deposition of a single glycerine drop onto the cantilever, the resonance
frequency was reduced by 14.8 kHz, which yields a mass sensitivity on the
order of 4 ag/Hz at ambient conditions.
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Abstract—In this paper, we report on the main aspects of the
design, fabrication, and performance of a microelectromechanical
system constituted by a mechanical submicrometer scale res-
onator (cantilever) and the readout circuitry used for monitoring
its oscillation through the detection of the capacitive current. The
CMOS circuitry is monolithically integrated with the mechanical
resonator by a technology that allows the combination of stan-
dard CMOS processes and novel nanofabrication methods. The
integrated system constitutes an example of a submicroelectrome-
chanical system to be used as a cantilever-based mass sensor with
both a high sensitivity and a high spatial resolution (on the order
of 10 18 g and 300 nm, respectively). Experimental results on the
electrical characterization of the resonance curve of the cantilever
through the integrated CMOS readout circuit are shown. [1318]
Index Terms—Capacitive transducers, CMOS analog integrated
circuits, microelectromechanical devices, nanotechnology.
I. INTRODUCTION
EXAMPLES of microelectromechanical systems includesensors for detecting different kinds of physical or
chemical properties [1]. A reduction of the dimensions of the
mechanical transducer leads to a new generation of systems
called nanoelectromechanical systems (NEMS) [2]–[5] that
represent an improvement on sensitivity, spatial resolution,
energy efficiency and response time. As an example of NEMS,
we present the design of a mass sensor based on a laterally
oscillating cantilever with nanometer-scale dimensions, which
has both a high sensitivity and a high spatial resolution (down
to the range of and 300 nm, respectively). Mass de-
tection is based on monitoring the resonant frequency shift of
the cantilever when nanometer-sized particles or molecules are
deposited on the cantilever [6], [7].
The cantilever is electrostatically excited by means of a driver
electrode. A change in the cantilever resonance frequency is de-
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tected as a capacitance change. Electrostatic transduction in the
nanometer-size regime requires the minimization of the para-
sitic capacitance since the magnitude of the current to be de-
tected is proportional to the coupling capacitance between the
cantilever and the driver, which is in the order of . Con-
sequently, the readout circuitry has to be integrated “on-chip”
along with the mechanical transducer in order to eliminate the
parasitic capacitance introduced by the external bonding pads
and wires. CMOS circuitry for excitation and read-out of the
cantilever deflection is integrated together with the cantilever
by using a monolithic technology that consists of the combi-
nation of standard CMOS processes and novel nanofabrication
methods.
For demonstration purposes, in the present paper we have
used a CMOS technology (2.5 , two metal and two polysil-
icon layers) that allows such combination [8]. The integration
of the cantilever, the excitation system and the readout circuitry
on the same chip provides us with a smart sensor system (see
Fig. 1) which will permit detection of the deposited mass with
in situ added functionalities like for example automatic tracking
of the resonance frequency.
Although the principle of operation of this smart sensor
is very simple, its practical realization requires carefully ad-
dressing of several issues that arise from the combination of
nanometer scale devices and microelectronic circuits. In this
work, we present the main aspects of the sensor modeling
(Section II), circuit design (Section III), and system fabrication
(Section IV) that have allowed the successful electrical charac-
terization of the first prototypes, as it is shown in Section V.
II. SENSOR PRINCIPLE AND MODELIZATION
The two main cantilever parameters: i) spring constant , and
ii) the fundamental resonance frequency can be calculated
according to the dimensions of the resonant structure and the
mechanical properties of the material (Young modulus and
mass density ) [9]
(1)
(2)
where , , and are, respectively, the width, length, and thick-
ness of the lateral oscillating cantilever (see Fig. 1). Approxi-
1057-7157/$20.00 © 2005 IEEE
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Fig. 1. Schematic drawing of the NEMS system based on a laterally vibrating cantilever (s direction) electrostatically excited and with capacitive readout. The
structural layer for the cantilever is one of the polysilicon layers used in CMOS technology.
mating the cantilever tip displacement by a mass-spring model,
the resonance frequency can be expressed as
(3)
where is the effective mass of the cantilever,
[9].
The resonance frequency of the cantilever will change when
a mass is deposited. The dependence of the mass change
on the resonance frequency shift is expressed in (4). This
equation assumes that the extra mass is added at the tip of the
cantilever, producing no change in the spring constant, but only
a shift in its resonance frequency [6].
(4)
A linear approximation of the previous equation around the res-
onance frequency, leads to a simpler expression for the mass
sensor sensitivity
(5)
Using (1) and (2) and assuming a poly-Si cantilever
( and ), (5) can be written as
(6)
which implies that a theoretical mass sensitivity of 34.4 ag/Hz
can be obtained with a cantilever of and .
Note that under this approximation, the sensitivity does not de-
pend on the width of the cantilever.
Electrostatic transduction of the cantilever is accomplished
by electrical force actuation and capacitive readout (see Fig. 1).
An ac voltage is applied to a driver electrode, which is placed
close and parallel to the cantilever, resulting in an electrostatic
force that drives the cantilever oscillation. The capacitive
readout consists of detecting the electrical current, i.e., the
displacement current, which is induced by the change of the
capacitance between the cantilever and the driver electrode as a
consequence of the change of the spacing when the cantilever
Fig. 2. Small-signal electromechanical model of the oscillating
cantilever-driver system based on passive elements.
oscillates. In order to detect this displacement current, an
additional dc voltage must be applied (see Section III). The
parasitic capacitance must be reduced as much as possible, and
because of this a CMOS circuit must be integrated together
with the cantilever/driver system.
An electrical model of the sensor is required to address the
CMOS circuit design. For this purpose, a simple linear electro-
mechanical model has been used [6]. This model makes it pos-
sible to derive the electrical requirements for the CMOS cir-
cuitry, as for example capacitive current levels at the resonance
frequency and dc and ac voltages for excitation and mea-
surements.
The linear small-signal electromechanical model based on
passive elements is shown in Fig. 2. The static capacitance of




where is the vacuum dielectric constant, is the gap between
cantilever and driver, and is the so-called electromechanical
coupling parameter, which is calculated from
(9)
The series branch of the equivalent circuit describes
the resonance behavior according to [6]
(10)
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TABLE I
ELECTRICAL PARAMETERS FOR DIFFERENT NANOCANTILEVER LENGTHS,
width = gap = 1 m AND thickness = 600 nm AND ASSUMING
POLYSILICON AS THE STRUCTURAL LAYER (E = 160 Gpa
AND  = 2330 kg=m ). AN EXPECTED QUALITY FACTOR FOR THE




In this model, the quality factor and are both empir-
ical parameters. is an additional parasitic capacitance. It
accounts for the parasitic capacitance associated with the con-
nection lines between the cantilever and the circuit as well as
the input capacitance of the amplifier.
In Table I, electrical parameters as a function of cantilever
length are listed. represents the minimum voltage that
causes the cantilever to collapse onto the driver electrode.
and are the optimal voltages applied to the driver elec-
trode, which are used to calculate the values of the elements in
the small-signal model. These optimal voltages are calculated
from a total optimal voltage, , which is obtained as a frac-
tion of the pull-in voltage [6]. Under these conditions, pull-in is
avoided and the linearity regime of the oscillations is ensured.
An expected quality factor for the cantilever-driver system in
air, , has been considered for these calculations. This
factor has been obtained from an optical characterization of
the oscillation of several integrated cantilevers [7]. Values for
the parameters that correspond to a 40- -long cantilever have
been used for the design of the CMOS read-out circuits (Table I).
With these dimensions, is as low as 0.236 fF and the expected
current at the resonance frequency (887 kHz) is 25.7 nA when
applying a dc voltage of 21.3 V and an ac voltage amplitude
of 2.4 V. Note the large value of the equivalent motional resis-
tance , which causes a low value of the amplitude current at
the resonance frequency, unlike other types of mechanical struc-
tures where an off-chip detection system is possible [10], [11]
III. CMOS CIRCUIT DESIGN
The purpose of the readout circuitry is to detect and amplify
the capacitive current generated in the driver-cantilever inter-
face, which is a measure of the oscillation amplitude of the can-
tilever. This current follows (13) where represents the can-
Fig. 3. Displacement and parasitic current amplitudes generated by the
cantilever-driver system versus the ratio between the dc and ac applied
voltages. Cantilever dimensions: l = 40 m, s = 1 m, w = 840 nm and
t = 600 nm. The assumed oscillating amplitude (675 nm) corresponds to
experimental data when the cantilever is at its resonance. The left hand portion
of the figure (when Vdc<Vac) violates the assumption made for calculating
the current, but it is shown here for completeness.
tilever-driver capacitance composed by a static capacitance
plus a time variable component that reflects the capacitance
variations due to the movement of the cantilever.
(13)
The first term of this equation is a parasitic current since
it does not reflect the movement of the cantilever and it is gener-
ated due to the ac voltage that it is applied for excitation of the
cantilever. The second term, called displacement current ,
reflects the oscillation of the cantilever since it depends on the
variations of the driver-cantilever capacitance.
Assuming that the tip of the cantilever oscillates according
to an harmonic movement since it is excited electrostati-
cally by means of an ac voltage signal at a frequency , we can
found the analytic expressions for the cantilever-driver capaci-
tance (14) and its time derivative (15).
(14)
(15)
The parameter is the effective displacement of the can-
tilever assuming parallel displacement with respect to the driver.
This parameter is calculated from the real amplitude oscillation
of the cantilever tip according to , which takes
into account that the cantilever deflection is not exactly linear
[12].
From the last expressions, we can evaluate when the displace-
ment current is dominant. Fig. 3 shows the amplitude of the dis-
placement and parasitic currents versus , when a can-
tilever oscillation amplitude of 675 nm is assumed (the gap be-
tween cantilever and driver is around 1 ). The use of high
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Fig. 4. Diagram of the capacitive read-out method used to detect the capacitive
current generated in the driver-cantilever interface. The parasitic capacitance
C (parallel of C and C ) is used as the integration capacitor.
values, as far as the pull-in of the cantilever is avoided, in-
creases the displacement current and in consequence enables an
easier detection.
A capacitive detection method has been chosen in order to de-
tect the displacement current. The principle of operation is based
on the integration of the capacitive current by using a capac-
itor and measuring the resulting voltage
( in Fig. 4) by means of a voltage buffer circuit. This nonsam-
pled technique in CMOS technology introduces less noise than
resistive or transimpedance methods, since the capacitor does
not introduce input-referred current noise [13].
An approximate analytical expression for the amplitude of
, is presented in (17), where is the signal frequency, is
the oscillation amplitude of the cantilever tip, and is the gap
distance in equilibrium. This equation takes into account that
the excitation signal does not only drop on
the cantilever-driver capacitor but also on the parasitic capacitor,
since it is based on a capacitor voltage divider scheme (16).
(16)
(17)
The parasitic term is due to the applied ac voltage and the
term corresponding to the cantilever displacement is pro-
portional to both the dc voltage and the oscillation amplitude.
does not depend on the frequency and it is inversely propor-
tional to the value of . By reducing , the sensitivity of the
detection system increases and consequently the capacitive cur-
rent signal-to-noise ratio (SNR) at the node improves. Due
to the low level of current (few nA) at relatively high resonance
frequencies (MHz) and the low value of (0.2 fF), the use of
integration capacitances in the fF range is compulsory. Conse-
quently we have chosen the small intrinsic capacitance at the
node as the integration capacitance.
Fig. 4 shows that the parasitic capacitance can be di-
vided in two components: , constituted by the cantilever
structure and substrate plus the electrical coupling to the can-
tilever, and that represents the equivalent input capacitance
of the CMOS circuit. The readout circuit design has focused on
the minimization of all the parasitic capacitances as well as on
getting high impedance at the sense node.
The read-out circuit design is presented in Fig. 5. It is based
on a CMOS voltage amplifier biased as a source-follower
(common drain configuration). The voltage at the gate node
controls the current of transistor M1, this current is mirrored
and amplified through transistors M3 and M4 and finally the
voltage across transistor M2 (configured as active load) is
measured. This approach minimizes the input capacitance of
the circuit because the dominant capacitance is (M1) which
in the saturation region is smaller than (M1). Finally a
voltage follower has been included for driving the load capaci-
tance , that corresponds to the output pad and electrical test
setup. Similar design of read-out circuit was used by Petersen
et al. [14] for developing a micromechanical accelerometer
integrated with a CMOS circuit.
Since is a floating node (no dc path to any fixed voltage),
it has to be polarized at the linear region of the amplifier. In this
case the optimal value of is around 0 V (Fig. 6). To guarantee
this value, it is necessary to have a tuning circuit for biasing .
As aforementioned, we have to assure that the impedance at the
sense node is dominated by since the system has to op-
erate like an integrator. On the other hand, any additional biasing
element (zero-biased diode, MOS device acting as a switch, etc.)
connected at the sense node may have undesired effects on the
read-out system (basically an increment of the parasitic capac-
itance and also an increment of the input-referred current
noise). In the present paper, the biasing has been achieved by
adding an extra capacitance between the gate and a dc voltage
source , in Fig. 5. The value of this capacitance must
be high enough to control the biasing of without having to
apply high voltages and low enough to not increase the parasitic
capacitance . A good tradeoff for this capacitance is in
the 1 fF range. In Fig. 7(a), an HSPICE simulation shows the ef-
fectiveness in polarizing the transistor gate and Fig. 7(b) shows
the experimental results of the variation of as a function of
demonstrating the feasibility to polarize the amplifier with
reasonable voltages. Note that experimentally it is not possible
to measure the voltage at the gate of the input transistor .
The polarization capacitance is defined in a postprocess to
the CMOS circuit fabrication using the same nanofabrication
methods as used for the cantilever fabrication. By using an in-
terdigitized capacitor configuration, we minimize the increase
of the parasitic capacitance due to the increase of the cantilever
anchor dimensions.
Fig. 8(a) shows the layout of the cantilever/driver electrode
system together with the additional capacitor in an interdigitized
configuration (comb structure). The gray area of the layout is de-
fined during the CMOS circuit fabrication and it results in what
we call the “nanoarea,” i.e., the area where the nanomechan-
ical device will be fabricated. The final structure (black areas in
Fig. 8(a) is defined as a postprocess to the CMOS circuit fab-
rication using nanolithography and etching processes. Fig. 8(b)
illustrates the concept of the nanoarea: it shows the layout of the
CMOS circuit and the square area where the nanocantilever will
be fabricated.
Although the success of polarization has been verified (see
Fig. 7(b) and Section V), using a capacitor produces an unstable
dc voltage at the sense node due to leakage currents, which in
turn produces variations of the bias point. These variations have
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Fig. 5. Electrical scheme of the read-out circuit along with the nanotransducer electrical model. The read-out circuit is by a CMOS voltage amplifier biased as
source-follower plus voltage follower for output driving.
Fig. 6. Simulation of the static characteristic of the read-out CMOS circuit.
The optimal dc polarization voltage (which corresponds to the maximum gain)
is indicated.
been detected for a time scale long enough to not affect the mea-
surement of the full frequency spectral resonance of the can-
tilever (see Section V). Other strategies for circuit polarization
are currently being undertaken, which are based on the use of
a very large resistor (zero-biased diode) in a special feedback
topology that minimizes the negative effect of the junction diode
capacitance on .
In Fig. 9, we show the frequency response of the overall
system (mechanical resonator plus the read-out circuit) obtained
by HSPICE postlayout electrical simulation. We can observe
the resonance peak located at 887 kHz for a cantilever with a
length of 40 (the rest of the parameters are chosen from
Table I). Fig. 9(a) corresponds to the case of a parasitic capac-
itance . The effect of increasing is shown in
Fig. 9(b), which illustrates the necessity of keeping the parasitic
capacitance as small as possible.
IV. FABRICATION
The fabrication process is depicted in Fig. 10. The fabrication
of the cantilever is performed as a postprocess module on pre-
Fig. 7. (a) HSPICE simulation of the variation of the gate voltage V and
output voltage V for different polarization voltages V . (b) Experimental
results of the variation of the output voltage V of the amplifier as a function
of different polarization voltages V .
fabricated CMOS chips. The CMOS technology is a standard
twin well, 2-poly, 2-metal technology [8]. The cantilever is fab-
ricated using the first poly-silicon layer (poly0). This layer is
used in the CNM standard CMOS process as the bottom plate
for analog capacitors, and consequently, it is possible to slightly
modify it without changing the transistors characteristics. In
our case, the poly0 layer thickness was increased from 350 to
600 nm to improve mechanical properties of the cantilever; the
deposition temperature was reduced to 580 and doped at
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Fig. 8. (a) Schematic diagram of the mechanical structure to be fabricated with nanofabrication techniques. Cantilever, driver and comb capacitor for biasing the
voltage amplifier are shown. All dimensions are in micrometers. (b) Layout of the monolithic system showing the nanoarea where the mechanical transductor will
be fabricated as a post-CMOS process.
950 with . The final layer has a sheet resistance of
13.8 and the surface roughness has been reduced from 15
to 7 nm [15]. This layer is oxidized during the growth of the
gate oxide and covered by the second polysilicon layer (poly1)
to protect it. Until the end of the CMOS fabrication, masks are
designed to remove oxide and metal layers on top of the platform
area.
For prototyping purposes, the postfabrication step is per-
formed on a chip basis. The first step of the postfabrication is
opening a hole in the passivation of the CMOS circuit and dry
etching through the top poly1 layer [Fig. 10(a)] to define the
“nanoarea.” Then, the cantilever/driver electrode/polarization
capacitor mask definition step is performed [Fig. 10(b)]. A
thin aluminum layer is deposited on the entire chip and it is
selectively annealed using laser lithography, which presents a
linewidth resolution of around 700 nm. Next, the nonannealed
Al is etched chemically leaving the annealed-Al mask [16].
After the mask definition, the pattern is transferred to the
poly0 layer by dry etching [Fig. 10(c)]. Finally, the structures
are released in BHF, which etches the underlying 1- -thick
SiO2 layer [Fig. 10(d)]. Fig. 11 shows an image of one of the
fabricated sensors. In this case, the width of the cantilever is
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Fig. 9. (a) Simulation of the frequency response for the global system
(mechanical resonator plus read-out circuit). A C = 30 fF has been
assumed. (b) Hspice simulation of the frequency response (amplitude and
phase) around the resonance frequency of the electromechanical system for
different values of the parasitic capacitances. Note the degradation of the
amplitude signal when the parasitic capacitance increases.
TABLE II
ELECTRICAL PARAMETERS FOR THE DIFFERENT FABRICATION PROCESSES OF
THE VOLTAGE AMPLIFIER (AVERAGE FROM SEVERAL CHIPS
FROM EACH PROCESS)
approximately 800 nm. A similar process has been recently
developed employing e-beam lithography instead of laser
lithography, which can reduce the width of the cantilever down
to 350 nm [17].
V. ELECTRICAL CHARACTERIZATION AND TEST
The frequency response and the static characteristic of the
implemented CMOS amplifier (before the post-CMOS fabri-
cation of the mechanical device) are depicted in Fig. 12. The
frequency response of the circuit has been characterized when
, which corresponds to an optimal dc biasing.
The resulting experimental frequency bandwidth and voltage
gain are 1.75 MHz and 6.22 V, respectively. Due to some vari-
ations of the CMOS parameters, several circuits from different
fabrication processes have been tested. In Table II the dispersion
on these parameters is shown. From the electrical characteriza-
tion the expected performance of the transducer is obtained.
The electrical magnitude of the frequency response of the na-
noelectromechanical system is presented in Fig. 13(a). These
two curves have been obtained by applying an ac voltage of 7
and a dc voltage of 18 and 20 V to the driver. The peak
of the curves corresponds to the mechanical resonance of the
cantilever as it has been corroborated by the simultaneous in-
spection with an optical microscope
Fig. 13(a) shows that the resonance peak is larger and shifted
to a lower frequency when increasing the dc voltage. When ap-
plying a higher dc voltage the force between the driver and can-
tilever increases, increasing the oscillation amplitude of the can-
tilever and thereby the voltage output. Also, the increase in elec-
trostatic force decreases the effective spring constant of the can-
tilever and thus decreases the cantilever resonance frequency.
An analytical expression of the dependence of the resonance
frequency on the dc voltage is [18]
(18)
Since we use both dc and ac voltage, in
this case. Fig. 13(b) shows the experimental (dots) dependence
of the resonance frequency together with the linear fit curve.
From the dimensions of the cantilever and using the equations
from the electromechanical model explained in Section II, we
find that the theoretical value of the natural resonance frequency
is 703 kHz. This is approximately the same value
as obtained from the experimental results, shown in Fig. 13(b).
From these results, we obtain that the theoretical sensitivity of
this cantilever is , which is an extremely high
sensitivity for punctual mass detection. In terms of distributed
mass detection, the sensitivity is which is
comparable to quartz microbalances. By further decreasing the
dimensions of the cantilever, this sensitivity can be improved.
The final resolution of the cantilever will depend on the min-
imum change of frequency that the system will be able to detect.
Along with factors like electrical and thermomechanical noise,
this is limited by the value of the Q-factor. The Q-factor of the
cantilever depends strongly on the environment where the mea-
surements are performed. In this case, the experimental results
have been obtained in air. For both curves, we have obtained
a . This value is increased when working in
vacuum, as we have already shown for discrete resonators [7], or
by using feedback specific techniques, as previously proposed
[6].
First, we can evaluate the minimum change of frequency
due to the electrical noise for our integrated read-out circuit.
A simple and rough estimation of the change of the transducer
output close to the resonance can be expressed as the
ratio between the maximum voltage at the resonance and the
second-order system frequency bandwidth (19). Taking into
account the definition of the quality factor we obtain
(19)
From this expression, the variation of frequency as a function of
the SNR of the read-out system at the resonance can be obtained
(20)
From the values of the simulated electrical noise and the band-
width of our read-out system (250 and 1 kHz, re-
spectively), the . Consequently, from (20), the
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Fig. 10. Diagram of the simplified post-CMOS process to fabricate the nanomechanical device using laser litography compatible with CMOS.
Fig. 11. Optical images of the nanomechanical resonator integrated
monolithically with the CMOS voltage amplifier. The large image shows the
CMOS circuit and the area where the nanomechanical device is fabricated. The
inset ia a zoom image of it, where it can be better appreciated the cantilever,
the driver and the integrated capacitor for proper circuit polarization. The
dimensions of the cantilever are: length l = 40 m; width w = 840 nm;
thickness t = 600 nm, and gap spacing s = 1:3 m.
minimum measurable frequency change is . In
this case, the mass sensitivity with the integrated system will
be below 65 attograms.
Second, we have evaluated the effect of polarization
which induces dc voltage instabilities at the sense node, which
in turn produces variations of the bias point. We have exper-
imentally obtained that the dc variation at the output of the
Fig. 12. Experimental electrical test results of the implemented read-out
circuit. (a) Static characteristic. (b) Frequency response.
circuit is in the order of 5 mV in the time framework of the
experiment. Taking into account that the experimental gain of
the circuit (buffer amplifier) is 4.85, the Vg variation voltage
will account for 1 mV. The frequency stability evaluation can
be derived from the frequency dependence with the applied
voltage [Fig. 13(b) and (21)].
(21)
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Fig. 13. (a) Electrical characterization of the global system (CMOS voltage
amplifier circuit plus electromechanical transducer) corresponding to the
system shown in Fig. 11 for two different dc voltages (V ). (b) Experimental
dependence of the resonance frequency the applied voltage. The points
corresponds to three experimental resonance frequencies [two of them
corresponding to (a)] and the straight line to the linear fit.
According to this dependence, and taking into account the dc
voltage applied in this experimental data , the
frequency stability will be [calculated from (22)]
which is in the same range than the thermomechanical noise
inherent to mechanical devices and constitutes the major source
of noise in our system
(22)
From the ac value of at 600 kHz, when the cantilever is
out of resonance, we can estimate the value of the total parasitic
capacitance by assuming a simple ac capacitive voltage di-
vider formed by and the static capacitance (16). The
value of is the value of divided by the
gain of the circuit at 600 kHz. This gain has been de-
termined experimentally from the frequency response of this
readout circuit and it is found to be 4.85 (at 600 kHz). Thus,
we obtain a value of . The value of cannot
be tested directly because any external connection would intro-
duce an additional parasitic capacitance. However, we know the
value of calculated from the dimensions obtained by the op-
tical inspection of the fabricated cantilever, which is around 122
aF (note that for this evaluation the coupling length of the can-
tilever is 30 ). With these values and knowing that
is 7 , we obtain a value of . This is in good
accordance with the expected value. From this result and taking
into account (17), we are able to evaluate the amplitude of the
cantilever movement at the resonance ( 250 nm). Finally from
this amplitude and assuming a linear deflection of the cantilever,
Fig. 14. Optical images of a cantilever before (a) and after (b) a cluster of 4
latex spheres (1 m diameter) has been electrodeposited from an STM tip by
applying a 50-V pulse. (c) Phase frequency response of the cantilever before
(a) and after (b) the deposition of the 4 latex spheres. The 8-kHz shift on the
resonance frequency corresponds to a mass of 2160 fg.
we can also evaluate the variation of the static capacitance
due to the cantilever movement . These results
validate the overall circuit design and fabrication process that
we have chosen to fabricate the mass sensor, and the success of
the combination of a nanomechanical device and a CMOS cir-
cuit.
Testing of mass sensitivity requires dedicated experimental
setup that will allow to deposit known small quantities of mass
at the tip of the nanometer-scale cantilever. Here, we present
preliminary measurements performed on nonintegrated devices
fabricated on SOI wafers (Fig. 14). In this case, the thickness
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of the SOI layer, and in consequence, the thickness of the can-
tilever, is . Then, the cantilever is robust enough to
withstand the mass deposition. On the contrary, a larger thick-
ness is not compatible with the CMOS technology used, forcing
the use of an optical characterization scheme. The cantilever is
electrostatically excited to its resonance frequency, and the re-
sulting amplitude and phase of the oscillation, with respect to
the excitation signal, is measured optically. Mass detection has
been tested by locally adding clusters of 1 diameter latex
beads (549 fg/bead) [19] at the very end of the cantilever. The
procedure used to deposit latex beads on the cantilever consists
on the following steps: 1) A cluster of latex beads is deposited
by contact at the end of a electrochemical sharpened gold wire.
2) The cluster at the end of the gold wire is approached to less
than 1 um of the free end of the cantilever [Fig. 14(a)]. 3) The
cluster is deposited from the gold wire to the cantilever by ap-
plying a positive voltage to the wire [Fig. 14(b)]. This method
can be performed on the same set-up where the electrical charac-
terization is performed and, as a consequence, it allows to mea-
sure the resonance frequency of the cantilever right before and
right after depositing mass locally at the end of the cantilever
[Fig. 14(b)]. By this procedure, we have been able to detect the
mass of a cluster of 4 latex beads. The mass of this cluster, 2160
fg, is deduced from an 8-kHz shift on the frequency response
[Fig. 14(c)] which has been measured on a cantilever with a
mass sensitivity of 3.7 Hz/fg.
VI. CONCLUSION
We have presented the main aspects of the monolithic in-
tegration of a submicron mechanical resonator with a CMOS
circuit for the development of a high sensitivity mass sensor.
The combination of nanomechanical devices with CMOS cir-
cuits requires addressing specific issues such as the decrease
of parasitic capacitance. The fabrication of the first prototypes
shows the feasibility of the circuit strategy and technological ap-
proaches. The results presented here indicate an extremely high
sensitivity in terms of absolute mass detection and a similar sen-
sitivity to quartz microbalances in terms of distributed mass de-
tection.
The sensitivity of the devices can be improved by a further
reduction of the dimensions of the cantilever. For doing this, the
approach presented here is general enough to continue being
valid. The present limitations are imposed by the minimum size
of the width of the cantilevers that can be patterned and by
the maximum frequency of the circuit operation. Smaller can-
tilevers have already been fabricated using e-beam lithography.
Increasing the frequency operation of the circuits requires the
use of more advanced CMOS technology, which can be easily
addressed taking into account that the structural layer of the res-
onators is a polysilicon layer which is usually present in all stan-
dard CMOS technologies. Further developments in course are
the introduction of intelligence in the system by increasing the
functionality of the CMOS circuits.
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Abstract
A resonator system has been fabricated directly on a pre-processed CMOS
chip. The system is to be used for high sensitivity mass sensing applications
in air and vacuum. The resonator system, corresponding of a cantilever and
structures for electrostatic actuation and capacitive read-out, have been
defined by electron beam lithography on top of a charge and radiation
sensitive CMOS layer in predefined areas as a post-process step. This has
been accomplished without affecting the electronic properties of the
pre-processed CMOS circuits. The subsequent etching steps to fully release
the cantilevers have been obtained without stiction of the cantilevers to the
substrate. Cantilevers are driven at their mechanical resonance in a lateral
mode, and the frequency is monitored by capacitive read-out on the chip.
CMOS integration enables signal detection directly on the chip, which
radically decreases the parasitic capacitances. Consequently, low-noise
electrical measurements with a very high mass sensitivity are obtained.
Fabricated resonator systems were characterized to have resonance
frequencies of approximately 1.49 MHz, which is in good agreement with a
theoretical estimation of 1.41 MHz. The theoretical mass resolution, ∂m/∂ f ,
is approximately 17 ag Hz−1, using a Young modulus value of 160 GPa.
(Some figures in this article are in colour only in the electronic version)
1. Introduction
Micrometre-sized cantilever structures are widely used for
sensor applications. Monitoring cantilever deflection has been
used quite extensively for biosensing [1–4] where adsorbed
molecules have led to a deflection induced by surface stress.
5 Have equally contributed in this work.
A static cantilever deflection is mostly detected optically [5]
and piezoresistively [6]. The fabrication of microcantilevers
is known from the art of micromachining [7] and complies
with batch processing. Dynamic mode cantilever sensors
are based on vibrating the cantilever and detecting the
cantilever resonance frequency shift due to mass changes of the
cantilever, e.g. due to adsorption of molecules. For a cantilever
with a rectangular cross section a simple harmonic oscillator
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Figure 1. (a) An optical microscope image of a section of a CMOS chip. The white dotted line represents the cross section area. The dark
square represents the lithography area on a CMOS chip (called the nanoarea in the text). A schematic cross section of the CMOS chip, as
shown in (a), is viewed in (b). (b) Cantilevers are defined out of the 600 nm thick poly-Si layer over a 1 µm thick sacrificial SiO2 layer. The
fabrication area lies in a 1.9 µm deep trench and hence spin coating of resist leads to thickness variations in the nanoarea. Consequently,
care has to be taken to establish electrical contacts over the edges.
model can be applied to describe the resonance frequency [8],







f0 is the cantilever resonance frequency, k is the spring
constant, δm is the minimum detectable mass and δ f is
the frequency resolution. In order to deduce an adsorbed
mass, only the magnitude of the resonance frequency shift
and the value of the resonance frequency need to be
determined, assuming that the spring constant is not affected
by the added mass. Furthermore, one can conclude that
increasing the resonance frequency while keeping the spring
constant fixed leads to an increase in mass sensitivity.
Such systems can benefit significantly from miniaturization
e.g. by simply reducing the dimensions of the cantilever to
the nanometre scale. Hence, in order to achieve highest
possible mass sensitivity, research on fabrication, integration
and development of nanomechanical resonator systems are
pursued [9–11].
We have previously reported on the principle and
fabrication of a nano-electromechanical system (NEMS) based
resonator sensor system [12, 13]. The resonator system
consists of a cantilever and structures for electrostatic actuation
and capacitive read-out. Mass measurements are performed
by electrostatically driving the cantilever at its mechanical
resonance. If an additional mass is loaded on the cantilever,
e.g. adsorption of molecules, the resonance frequency will
be reduced corresponding to the increase in mass. The
resonance frequency shift is monitored by a capacitive
detection technique on chip [13, 14]. The cantilevers are
defined out of a poly-Si layer on pre-processed CMOS chips.
The fabrication is based on electron beam lithography (EBL),
followed by several etching steps. To our knowledge, this is
the first time EBL has been used to define a NEMS structure
on top of a pre-processed CMOS chip.
The approach to detect the signal directly on the chip is
beneficial from several points of view. It makes it possible to
integrate an array of cantilevers for simultaneous label free
detection of different compounds on a single chip, and to
increase the signal to noise ratio by performing differential
detection. However, the largest advantage is the radical
decrease in parasitic capacitances since large bonding pads
and external wires are eliminated, which enables low-noise
electrical measurements. Hence, CMOS integration allows
the development of systems based on cantilevers miniaturized
to dimensions of the nanometre scale. This is the major
reason for defining the cantilevers with EBL since devices
with dimensions less than 50 nm can easily be patterned by
this technique. The result is systems with high sensitivity, low
energy consumption and short response times.
However, it is far from straightforward to realize such
a system. First, the electron beam lithography on top of
a delicate charge and radiation sensitive CMOS layer has
to be considered. Second, the normally not harmful solid–
liquid–vapour forces after the release etching of the cantilever
structure will become a severe threat to the survival of such
structures when at the nanometre scale. Third, the nanometre
sized cantilever has to function in accordance with the circuits
on the chip, and be made of a material compatible with the
pre-patterned CMOS circuit.
In this paper we will discuss all these considerations in
detail and describe a way to solve these issues leading toward
a fully functional integrated cantilever chip. In particular,
we present EBL using low acceleration voltage to minimize
irradiation damage on CMOS chips.
2. Experimental details
The fabrication of the mechanical cantilever is performed as
a post-process module on pre-fabricated CMOS chips. The
CMOS technology is a standard 2.5 µm twin-well, two-
poly–two-metal-level CMOS. Cantilevers are fabricated out
of the bottom poly-Si layer (defined as the nanoarea) as shown
in figure 1. The poly-Si thickness is roughly 600 nm and
underneath is a 1 µm thick sacrificial SiO2 layer. In figure 2,
a sequence of images at various magnifications is shown,
illustrating the different processing steps as outlined below.
A double-layer positive resist system is deposited on the
CMOS chips by spin coating. The bottom layer consists
of approximately 170 nm of ZEP-520A7 and the top layer
consists of 70–80 nm of PMMA 950 A4. A converted
JSM 6400 scanning electron microscope (SEM) with a
LaB6 cathode with an ELPHY III pattern generator (RAITH
GmbH) is used for the EBL patterning. Following the EBL
exposure, the resists are first developed in a mixture of
methylisobutylketone/isopropanol (MIBK:IPA; 1:3) and then
in o-xylene with a final rinse in IPA. Then a 30 nm thick Al layer
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Figure 2. Optical images of combined EBL and DWL on CMOS at different magnifications and stages of the processing. (a) An optical
image of the CMOS chip indicating one NEMS system. (b) This picture shows an enlargement of the NEMS system with the nanoarea and
the corresponding CMOS circuits. (c) Due to the thicker resist layer at the edge of the fabrication area, 3 kV electron beam exposure is not
enough to fully expose all the resist, resulting in inadequate Al mask definition at the edges of the fabrication area. (d) This image shows the
result of combined EBL and DWL after the development of the resist. DWL was used for patterning of rectangular structures on to resist
that was pre-exposed with EBL. (e) Result of 30 nm Cr lift-off using combined EBL and DWL. The edge uniformity between the DWL and
the EBL exposed areas is excellent. (f) This picture shows the result after sacrificial wet etching of the defined cantilever. A supportive resist
film is present, which later is removed in a dry fashion by oxygen plasma.
is thermally evaporated and lifted off to serve as an etching
mask.
After the lift-off, anisotropic reactive ion etching (RIE)
is performed in order to transfer the EBL made pattern to
the structural poly-Si layer. The anisotropy is achieved with
SF6:O2 plasma.
After structural patterning, the poly-Si structures are to
be released from the substrate by an isotropic wet etch of
the SiO2 layer, using buffered hydrofluoric acid (BHF). First,
the CMOS chips are spin-coated with 2.5 µm of the photo-
resist AZ 5214E. The photo-resist acts as a protection mask
for the CMOS circuitry against the BHF. Next, ultra-violet
lithography (UVL) is used to create windows over the structural
areas after which the chips are placed in BHF. Finally, the chips
are thoroughly rinsed in de-ionized water followed by a dry
release sequence [15].
In order to avoid stiction of processed cantilevers to
the substrate or other surfaces, a dry release process is
used [15]. The dry release method is based on solidification
of a supportive photoresist film followed by oxygen plasma
removal. During rinsing of the BHF the de-ionized water
is replaced by acetone, which dissolves the resist protection
mask. Stiction is prevented by gradual substitution of the
acetone with standard photo-resist until the liquid covering
the sample is concentrated resist. The resist covered sample
is then spin-coated and soft-baked, resulting in a resist layer
fully encapsulating the suspended cantilevers. Finally, the
cantilevers are dry released using oxygen plasma ashing.
During operation, stiction of the cantilevers may occasionally
occur but they can be released using an atomic force
microscope [16].
3. Results and discussion
For the electron beam lithography process, it is vital to expose
the pattern in the nanoarea using the appropriate acceleration
voltage and parameters such as dwell time and probe current.
Initially the chips were exposed using an acceleration voltage
of 35 kV. However, the circuit performance of the chips which
were exposed with this high energy electron beam turned
out to be significantly affected by the high energy electrons
degrading the circuits even after a post-process annealing.
For instance, it was demonstrated that the threshold voltages
of the circuits were severely altered after exposure. The
reason for this behaviour and how to prevent it is currently
under investigation. In order to minimize the damage of the
circuits, exposures using low energy EBL were made, and the
accelerating voltage was decreased to 3 kV. Chips with circuits
tested before exposure were then exposed with low energy
electron beams and after the lift-off process the circuits were
measured again. The tests showed that the threshold voltages
of the circuits were unaffected when the chips were exposed
by 3 kV electron beams. A major advantage of exposing with
low energy electrons is that the electrons will lose most of their
energy in the resist layer and thus not reach the underlying
substrate. Consequently, the chips were patterned with EBL
using an acceleration voltage of 3 kV.
As schematically illustrated in figure 1 there is an
approximately 1.9 µm high step between the poly-Si layer
and the protection layer for the circuitry. Spin coating with
thin resist inevitably produces a thicker bi-layer at the edges of
the fabrication area. This complicates low energy electron
beam exposure on CMOS chips since the exposure dose
needs to be increased at the edges of the nanoarea, without
overexposing delicate structures, which are in close vicinity.
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Figure 3. (a) A top view scanning electron microscope (SEM)
image showing a fully processed resonator structure. The structures
are patterned by 3 kV EBL. In order to pattern the structures at the
edges where the resist layer is thicker DWL was used. (b) This top
view SEM image shows a released cantilever. Approximate
dimensions of the cantilever are: 420 nm wide, 600 nm thick and
20 µm long. It is clearly seen that low energy EBL can generate
high resolution structures. (c) The tilted view SEM image shows a
cantilever suspended 1 µm above the bottom substrate.
However, the different nanoareas on the CMOS chips have
not exactly the same step heights. The consequence of this
height difference is that the resist thickness will not be the
same on all chips. Attempts have been made to locally increase
the EBL exposure dose at the edges but the results have been
inconclusive due to the variation in resist thickness at the edges.
Further, since the circuits are sensitive to the electron beams,
an increase in exposure dose might also have an effect on
the circuit performance. Therefore, investigations in finding
a sufficient dose high enough to pattern the edges were not
pursued. Hence, when using 3 kV electron beam exposure
some nanoareas have an insufficient pattern definition at the
edges, as shown in figure 2(c). Unfortunately, it is not possible
to detect the poor pattern definition at the edges until after
the lift-off process is finished. However, this has been solved




Figure 4. (a) The graph shows the on-chip voltage (gain amplitude
and phase) response of a resonating cantilever having a width of
420 nm and a length of 20 µm. The cantilever is driven by 5.5 V AC
peak-to-peak and 8 V DC. (b) A set of curves acquired at different
DC voltages, from 14 to 7 V DC. (c) The graph shows the
dependence on resonance frequency as a function of applied DC
voltage. The decrease in resonance frequency when increasing the
DC voltage is due to electrostatic spring softening. When
extrapolating the measured frequencies to an applied voltage of 0 V
DC the inherent resonance frequency of the cantilever is 1.49 MHz.
technique [12] applied after the EBL exposure at areas where
the pattern definition has been unsatisfactory.
DWL is a lift-off technique based on thermally assisted
direct laser writing on substrates coated with a resist bi-layer.
Cantilevers have been fabricated by this technique on the
CMOS chips [12] but the DWL method is limited to defining
lines with dimensions above 500 nm. In this work, the EBL
resist bi-layer system was first exposed by EBL and was then
patterned by DWL at the edges.
After the DWL patterning in the resist, the CMOS chip was
developed (figure 2(d)) according to standard EBL processing,
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and metal lift-off was achieved; see figure 2(e). The edge
uniformity and the lateral positioning control are excellent
between the DWL and the EBL written areas. An optical image
of a dry released suspended EBL/DWL defined cantilever is
shown in figure 2(f).
An example of a processed suspended poly-Si cantilever
is shown in figure 3. The approximate dimensions of the
cantilever are 420 nm wide, 600 nm thick and 20 µm long. The
theoretical resonance frequency of this system is 1.41 MHz,
and the theoretical mass resolution, ∂m/∂ f , is 17 ag Hz−1,
using a Young modulus value of 160 GPa.
Figure 4(a) shows the on-chip voltage (gain amplitude and
phase) response of a resonating cantilever. The cantilever is
driven by 5.5 V AC peak to peak to induce the oscillation.
An external lock-in amplifier was used in the characterization
for noise reduction. Simultaneously, a DC voltage is applied,
which allows detection of the displacement current, and in
this way the oscillation of the cantilever is translated into an
electrical signal [13]. The DC voltage was varied between 7 up
to 14 V. The set of curves acquired at different values of a DC
voltage, from 14 to 7 V DC, is seen in figure 4(b). Using 14 V
DC resulted in the largest resonance signal since the cantilever
is pulled closer to the measurement electrode which leads to
an increased capacitive current, and the resonance frequency is
approximately 1.46 MHz. When using 7 V DC the resonance
frequency is 1.48 MHz. The decrease in resonance frequency
when increasing the DC voltage is due to electrostatic spring
softening, and in figure 4(c) the dependence of resonance
frequency on voltage is shown. The extrapolation of the curve
to a 0 V DC voltage indicates an inherent resonance frequency
of the cantilever of 1.49 MHz. Currently, experiments are
performed to deduce the mass sensitivity. The results will be
reported elsewhere.
4. Conclusions
We have reported on the fabrication of a resonator directly on a
pre-processed CMOS chip. The cantilevers and corresponding
driver systems have been defined by a combination of electron
beam lithography, and direct write laser lithography, on top of a
charge and radiation sensitive CMOS layer in predefined areas.
The subsequent etching to fully release the cantilevers has been
obtained without stiction of the cantilevers to the substrate.
The detection of the signal directly on the chip radically
decreases the parasitic capacitances, which enables low noise
electrical measurements with a very high sensitivity. The
response of a resonating cantilever when applying different
values of a DC voltage shows that the resonance frequency
decreases as the voltage increase due to electrostatic spring
softening of the system. When extrapolating the measured
frequencies to an applied voltage of 0 V DC the inherent
resonance frequency of the cantilever is 1.49 MHz. The mass
sensitivity of such a system is estimated to be 17 ag Hz−1.
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A CMOS compatible direct write laser lithography technique has been
developed for cantilever fabrication on pre-fabricated standard CMOS. We
have developed cantilever based sensors for mass measurements in vacuum
and air. The cantilever is actuated into lateral vibration by electrostatic
excitation and the resonant frequency is detected by capacitive readout. The
device is integrated on standard CMOS circuitry. In the work a new direct
write laser lithography (DWL) technique is introduced. This laser
lithography technique is based on direct laser writing on substrates coated
with a resist bi-layer consisting of poly(methyl methacrylate) (PMMA) on
lift-off resist (LOR). Laser writing evaporates the PMMA, exposing the
LOR. A resist solvent is used to transfer the pattern down to the substrate.
Metal lift-off followed by reactive ion etching is used for patterning the
structural poly-Si layer in the CMOS. The developed laser lithography
technique is compatible with resist exposure techniques such as electron
beam lithography. We demonstrate the fabrication of sub-micrometre wide
suspended cantilevers as well as metal lift-off with feature line widths down
to approximately 500 nm.
(Some figures in this article are in colour only in the electronic version)
1. Introduction
The demand for sensors with increased sensitivity, new
improved functionality, and reduced analyte usage as well
as reduced fabrication costs is driving the development of
sensors from the micro- to the nano-regime. The advances
of nanotechnology have enabled the development of a
variety of novel electrochemical biosensors, e.g. admittance
spectroscopy based sensors using nanoelectrodes [1] and
electrochemical DNA sensors [2]. Also, mechanical sensors
are moving into the nano-regime. Microcantilevers have
been widely used for sensor applications, often based on the
detection of surface stress changes as response signal. A
static cantilever deflection is mostly detected optically [3]
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and piezoresistively [4, 5] and the fabrication process is
known from AFM cantilever fabrication. Further minimization
of such static cantilever systems would encounter several
obstacles. For example, the optical detection set-up would
become complicated due to the alignment and focusing of the
laser beam on a nanometre sized cantilever. Nanocantilevers
with integrated piezoresistors would be a challenge to fabricate
due to the small feature sizes. Hence, these approaches would
not easily lead to any cheap and compact nanomechanical
sensor device for commercialization. Furthermore, the
mechanism causing surface stress changes upon molecular
adsorption on the cantilever surface is still not fully understood.
However, cantilevers can also be operated in the dynamic
mode where a mass change is monitored as a change in the
resonant frequency of the cantilever. These systems can benefit
significantly from minimization. Adsorption or deposition of a
compound on a vibrating object can be detected by monitoring
the resonant frequency shift due to the added mass. Quartz
crystal micro-balance sensors [6] are based on this dynamic
principle and can achieve nanogram mass sensitivity.
We want to achieve attogram sensitivity or beyond, using
dynamic mode cantilever sensors. For a cantilever with a
rectangular cross section a simple harmonic oscillator model







where f0 is the cantilever resonant frequency, k is the spring
constant and m∗ = nm is the effective mass of the cantilever,
where m is the mass and n is a geometrical parameter derived
from the Euler–Bernoulli beam equation [8]. Hence, an
estimate of the mass resolution can be achieved by assuming
that the added mass is uniformly distributed on the cantilever










where δm is the minimum detectable mass and  f is the
resonant frequency shift due to the added mass. Linear
approximation of the above formula leads to a simple
expression for the mass resolution according to [11],
δm
δ f
∼= 0.211 kf 30
(3)
where δ f is the frequency resolution. In order to deduce the
adsorbed mass, only the magnitude of the resonant frequency
shift and the value of the resonant frequency need to be
determined. Furthermore, one can conclude that increasing
the resonant frequency while keeping the spring constant fixed
leads to increased mass sensitivity. This can be achieved by
simply reducing the cantilever dimensions. Hence, in order
to have the highest possible mass sensitivity, nanocantilevers
need to be fabricated. Table 1 illustrates how the mass
sensitivity can be improved by minimizing dimensions. The
cantilever dimensions in the first row are similar to an atomic
force microscope cantilever having a quite low resonant
frequency. The second row corresponds to a cantilever
structure similar to cantilevers presented in this work. Such a
design would not be far from having attogram mass sensitivity.
Figure 1. Schematic image of the cantilever system design and a
circuit diagram. The sensor principle is based on electrostatic
excitation of the cantilever into lateral vibration and capacitive
read-out of the resonant frequency as a function of deposited mass.
The diagram shows the current amplification and current to voltage
conversion of the CMOS.
Table 1. Theoretical mass resolution as a function of cantilever
dimensions. The spring constant is 1 N m−1.
Width Height Length f0 δmδ f
(nm) (µm) (µm) (MHz) (g Hz−1)
3000 40 242 0.05 1.6 × 10−12
700 0.7 21.2 2.08 2.3 × 10−17
100 0.5 2.8 17.65 3.8 × 10−20
The final row corresponds to a nanocantilever design, having in
theory close to zeptogram mass sensitivity. However, the last
design would not be appropriate since the resonant frequency
would not be electrostatically detectable using the present
CMOS design. This is because the operational frequency
range is lower than the nanocantilever resonant frequency.
The operational frequency range extends up to approximately
2 MHz, which corresponds to a cantilever design such as in
row 2 in table 1.
Other groups [9, 10] have developed nanocantilever
systems but these systems need low temperature, high
magnetic fields or complicated laser Doppler shift detection.
By these approaches it is thus not straightforward to realize
compact systems.
In this paper the fabrication of a cantilever based mass
sensor fully integrated on CMOS circuitry is presented. The
finalized device is compact, the process sequence is batch
process compatible, and the device could in the future be used
as a component in a portable system. The principle of the
system is schematically shown in figure 1. By applying an
AC and a DC voltage between a suspended cantilever and
a parallel electrode the cantilever can be excited into lateral
vibration [11]. When the cantilever mass is changed, e.g. by
adsorption of molecules, the reduced resonant frequency is
measured by the capacitance change between the cantilever
and the parallel plate electrode. The capacitance between
the cantilever and electrode induces a very small current
signal, which makes it necessary to minimize the parasitic
capacitance contribution. This makes CMOS integration
crucial. CMOS integration is used for signal amplification
as well as conversion of the capacitive current signal into
a measurable voltage output. CMOS integration can add
S629
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Figure 2. (a) An optical image showing a lithography area on a CMOS chip. The area for definition of the cantilever, dark dotted square, is
typically 100 × 100 µm2. (b) Schematic illustration of the different layers on the CMOS chip, white dotted line in (a). A hole has been
etched down to the poly-Si layer in order to enable patterning in the so-called nanoarea. The poly-Si is approximately 600 nm thick and the
SiO2 layer is approximately 1 µm thick. The circuitry protection consists of PECVD oxide and PECVD nitride.
Table 2. CMOS lithography comparison. The resolution should be interpreted as the minimum line width obtained in the metal mask layer.
Metal
Lithography method Resolution (nm) Patterning timea (h) CMOS compatibility
EBL 10 nm  x 30–50 3.5 Possible damage
AFM 10 nm  x 6–8 7 No damage
Laser annealing 600 nm  x 6–8 1 No damage
Laser ablation (DWL) 500 nm  x 30–50 1.5 No damage
a The patterning time has been approximated for structuring 20 100 × 100 µm2 areas including
pre-handling time.
functionality to the sensor, in terms of frequency tracking and
Q-factor enhancement [12–14].
1.1. Overview of lithography techniques
Previously, technologies such as electron beam lithography
(EBL), atomic force microscopy lithography (AFM-L), and
local laser annealing of 6–8 nm thin Al layers have been
evaluated for the fabrication of nanocantilevers on standard
CMOS [15, 16]. Their fundamental properties are summarized
in table 2. The techniques are different in terms of resolution
and throughput. When performing EBL processing on CMOS
typically a 30–50 nm thick metal mask is defined by lift-off.
This metal layer thickness is optimal for pattern transfer to a
structural poly-Si layer using anisotropic reactive ion etching
(RIE). However, CMOS compatibility is an issue. Electron
beam induced irradiation damage on thin gate oxides degrading
the functionality of the CMOS is for example a problem [17].
This has been experienced for e-beam acceleration voltages
between 10 and 35 kV [15]. It takes approximately 5 min to
expose a design as schematically shown in figure 1. A CMOS
chip typically contains 20 resonator structures. Writing 20
structures including 2 h of pre-handling (alignment etc) will
result in a total processing time of roughly 3.5 h.
AFM-L enables very high resolution pattern generation
and instant lithography result monitoring but necessitates a
clean surface with a roughness below 2–3 nm. AFM-L is based
on the local oxidization of 6–8 nm thick Al layers. AFM-L of
a thin Al film on a poly-Si layer is very difficult due to tip wear
and tip hopping. The oxidization of a design as in figure 1
takes roughly 10 min. Writing 20 structures with 10 min of
system stabilization time in between, including 30 min of pre-
handling, will result in a total processing time of roughly 7 h.
Laser annealing of 6–8 nm thick Al layers has
previously been used proving the CMOS compatibility of
laser lithography based technologies [18]. The technique
enables rapid patterning (a whole chip with 20 structures takes
approximately 1 h to pattern), but large numbers of pin-holes
can be produced when patterning poly-Si. This is because
the optimal Al thickness which can be used for oxidization
is comparable to the poly-Si surface roughness. Thin metal
masking results in large numbers of pin-holes and hence
unsuccessful RIE pattern transfer. This drastically reduces the
throughput of working devices. Hence, the desired lithography
technique should allow fabrication of metal masks thicker than
20 nm to avoid pin-holes and should be fast and flexible. In
this paper we present such a technique, which is introduced in
the following section.
1.2. DWL on CMOS
We present a CMOS compatible direct write laser lithography
(DWL) technique based on local laser writing of a resist bi-
layer and subsequent metal lift-off. The technique enables fast
and flexible metal masking. The technique can produce thick
metal masks with sub-micrometre line widths over cm2 areas.
DWL is performed as a post-process step on pre-fabricated
CMOS chips. The CMOS technology is a standard twin-well,
two-poly-Si two-metal technology. The size of the lithography
area is typically 100 × 100 µm2 as shown in figure 2(a). The
cantilever is fabricated out of the bottom poly-Si CMOS layer,
shown in figure 2(b), which is B++ doped.
2. Process
An argon ion laser is used for DWL. The laser is tuned to
λ = 488 nm. Optics allow the laser beam to be focused to
an optimal spot size of approximately 500 nm [19]. A CCD
camera is used for alignment of the laser beam on the sample,
enabling lateral control with a precision of a few micrometres.
The lithography pattern is generated by moving the substrate
S630
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Figure 3. Schematic image describing the process steps involved in lift-off based laser lithography. (a) CMOS chips are coated with a resist
bi-layer consisting of PMMA on LOR. (b) Laser lithography thermally removes PMMA and partly also LOR. (c) Oxygen ashing removes
possible PMMA residues within structures followed by isotropic dissolution of LOR using MF 319, creating a desired undercut profile. (d)
Thermal deposition of Al (Cr has also been used). (e) Warm acetone is used to dissolve the PMMA. Warm Remover PG is used to dissolve
the LOR. (f) Pattern transfer to the Si by SF6:O2 reactive ion etching. (g) Isotropic etching of the SiO2 layer using BHF followed by rinsing
and spin-coating with photo-resist acting as supporting layer. Finally, the cantilever is released by an oxygen plasma etch removing the
photo-resist.
Figure 4. SEM image of a cross section of PMMA/LOR bilayer on
plain Si after laser writing. A trench with a Gaussian-like profile is
formed in the 300 nm thick PMMA on the 700 nm thick LOR.
on an x–y stage. The x–y stage is set so that the minimum
distance between consecutive lines/spots is 500 nm.
As shown in the schematic process illustration in figure 3,
the CMOS chips are coated with LOR and hard baked on a hot-
plate at 220 ◦C for 20 min. Next, the CMOS chips are coated
with PMMA and baked at 180 ◦C for 20 min (figure 3(a)).
An optimal bi-layer thickness composition of 120/80 nm
(PMMA/LOR, measured by ellipsometry) was chosen for the
patterning. The laser beam is turned on and off synchronized
with the motion of the stage and patterns are defined through
thermal evaporation of the bi-layer (figure 3(b)). Figure 4
shows a cross-sectional image of a laser exposed bi-layer. The
evaporation of the bi-layer resulted in a Gaussian profile of
the resist. The important parameters are the laser power and
the spot dwell time (writing speed). The laser spot power can
be varied between 10 and 300 mW and the dwell time can be
varied from 0.5 to 50 ms. After the exposure the CMOS chips
are treated with oxygen ashing (99 sccm O2:20 sccm N2, 30 W,
80 mTorr for 20 s) using an STS reactive ion etcher, in order to
remove PMMA residues, which would hinder the development
of the LOR (figure 3(c)).
In order to transfer laser written patterns to the structural
poly-Si layer the LOR is dissolved with diluted developer MF
319 (Shipley) (figure 3(d)). MF 319 is mixed with deionized
water to give a desired dissolution rate of tenths of a nanometre
per minute. A slow dissolution process enhances control of the
necessary undercut profile and prevents over-development, in
which case the PMMA layer might collapse or break apart.
The LOR is dissolved isotropically, hence creating a lower
boundary on the minimum distance between lines. This is an
inherent property of the wet-etch process and a distance of at
least 1.5 times the vertical resist thickness is needed between
structures. This limits the minimum line separation to 300 nm,
for the resist composition used for cantilever fabrication.
Metal deposition was carried out by thermal evaporation
of aluminium or chromium (figure 3(e)). The lift-off process
is carried out in two steps. First, a warm acetone bath is used to
expand and dissolve the PMMA (figure 3(f)). This will create
cracks in the metal layer on top of the PMMA and start an
initial lift-off. The LOR is unaffected by the acetone and will
thus prevent metal flakes from adhering to the silicon substrate.
Subsequently, warm Remover PG (MicroChem) dissolves the
LOR layer and remove the remaining metal (figure 3(g)).
The metal mask is used as an etch mask when performing
anisotropic RIE (30 sccm O2:10 sccm SF6, 35 W, 80 mTorr
for 7 min), transferring the design to the structural poly-Si
layer. The cantilevers are released from the substrate by an
isotropic wet etch of the SiO2 layer, using hydrofluoric acid
(HF), followed by thoroughly rinsing in de-ionized water.
The CMOS chips are not allowed to dry at any point
during the rinsing steps after the etching of the SiO2 layer.
This is due to stiction related problems caused from capillary
forces acting on the suspended cantilever by the dehydration
of water menisci. Stiction is circumvented by using a dry
release method [20]. The CMOS chip (still covered by water)
is placed in acetone, after which standard photo-resist (AZ
5214E, Clariant) is applied until the liquid covering the sample
is concentrated resist. Next, the resist covered sample is spun
at 3000 rpm for 30 s and subsequently soft-baked at 90 ◦C,
resulting in a 1.7 µm thick resist layer fully encapsulating
the suspended nanocantilever. Finally, the cantilevers are
dry released using oxygen ashing (99:20 sccm O2:N2, 30 W,
80 mTorr for 15 min) of the photo-resist support.
3. Results and discussion
The developed DWL technique has enabled patterning with
30–40 nm thick Al and Cr metal masks on standard CMOS
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Figure 5. (a) Optical image showing a cantilever design after laser
exposure of 120/80 nm thick PMMA/LOR. Laser writing, oxygen
plasma ashing, and development of the LOR has opened windows
through the bi-layer down to the structural poly-Si layer. (b) SEM
image showing a 30 nm thick Cr mask after lift-off. The line width
is approximately 1 µm. The mask was written using 55 mW at a
writing speed of 0.05 mm s−1. (c) SEM image showing an
approximately 500 nm wide cantilever Cr mask. The mask was
written using 40 mW at a writing speed of 0.05 mm s−1. The line
edge roughness is approximately 100 nm which is partly due to the
mechanical resolution of the x–y stage. Minor rip-off is evident. (d)
Tilted-view SEM image showing a suspended cantilever fabricated
by DWL on CMOS. The fabricated cantilever has a width of
approximately 900 nm and a length of 20 µm.
chips, as shown in figure 5. The DWL generated resist mask
can clearly be seen using an optical microscope (figure 5(a)).
The mechanical resolution of the x–y stage is 100 nm and
explains the edge roughness but minor rip-off is also evident
as seen in figure 5(c). The DWL method enables metal lift-
off with minimum line widths of 500 nm. By increasing the
power slightly the line width can be tuned from 500 nm up to
several micrometres. By tuning the anisotropic RIE process
parameters for the pattern transfer to the structural poly-Si layer
the line width could be reduced further.
Figure 5(d) shows a 900 nm wide, approximately 600 nm
high and 20 µm long fully suspended poly-Si cantilever
fabricated by DWL on CMOS. Using a Young’s modulus
of 160 GPa and a density of 2330 kg m−3 for the poly-Si
cantilever shown in figure 5(d), a calculated spring constant of
2.2 N m−1 is deduced. The resonant frequency is calculated to
be approximately 3 MHz and hence the mass sensitivity would
ideally be 1.7 × 10−17 g Hz−1. Previous characterizations of
similar poly-Si cantilevers without CMOS have shown quality
factor values of Qair = 70 [7] and Qvacuum = 28 000 [21].
DWL limits the minimal cantilever width to 500 nm, and
a 600 nm high and 14.4 µm long cantilever, having a spring
constant of 1 N m−1, would have a resonant frequency of
approximately 3.25 MHz. Hence an ideal mass sensitivity
of 6 × 10−18 g Hz−1 could be achieved using the developed
laser lithography technique. This would require re-designing
the CMOS in order to increase the operational frequency range
of the electrostatic read-out.
3.1. Combining DWL with EBL
Although the developed DWL technique offers several benefits
for CMOS processing there could be some concern regarding
the resolution. It seems as if the resolution cannot be improved
to go much beyond 500 nm and it will certainly never give the
same resolution as for instance EBL or AFM-L. Low energy
EBL exposure can be a method to achieve high resolution
without irradiation damage of the CMOS. As schematically
illustrated in figure 2(b) there is an approximately 1.9 µm
step between the poly-Si layer and the protection layer for
the circuitry. Spin coating with thin resist inevitably produces
a thicker bi-layer at the edges of the structuring area. This
complicates low energy EBL since the exposure dose needs
to be increased at such edges, without overexposing delicate
structures which are in the close vicinity. We have been
able to combine DWL with EBL exposure of a resist bi-layer
consisting of a 80 nm thick PMMA layer on a 170 nm thick
layer of ZEP 520 A7 (Zeon Corp. Japan). First, low energy
EBL (3 kV, in order to minimize irradiation damage) has been
used for exposure on CMOS. Second, DWL has been used for
writing holes or ‘anchor points’, connecting the EBL defined
structure to the rest of the CMOS circuitry, using the method
previously described. After making the holes in the resist, the
CMOS chip has been developed according to standard EBL
processing [15] and metal lift-off has been achieved, as shown
in figure 6. The edge uniformity and the lateral positioning
control is excellent between the DWL and the EBL written
areas. Hence, when needed, very delicate nanopatterning
on CMOS could be achieved using low energy EBL which
thereafter could be connected by DWL. This could increase
the throughput and possibly reduce the fabrication costs of
high definition EBL made nanodevices since a combination of
DWL and EBL could reduce the total patterning time.
4. Conclusion
In conclusion, a DWL technique has been developed for
lithography on pre-fabricated CMOS chips. The technique
enables fast and flexible lithography using thermal evaporation
of a resist bi-layer followed by metal lift-off. DWL is
S632
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Figure 6. Results of combined DWL and EBL using a resist bi-layer on CMOS. (a) Optical image of typical results of only EBL followed
by Al lift-off. Due to the thicker resist layer at the edge of the fabrication area 3 kV e-beam exposure is not enough to fully expose all the
resist, resulting in inadequate RIE mask definition at the edges. (b) Optical image after development of the resist after the DWL patterning
of rectangular structures onto resist that has been pre-exposed with EBL. (c) Optical image after 30 nm Cr lift-off after combined DWL and
EBL. The edge uniformity and the lateral positioning between the DWL and the EBL exposed areas is excellent. The cantilever is 23 µm
long and approximately 400 nm wide.
fully CMOS compatible and has been used for fabrication
of nanocantilevers on CMOS. The designed system has been
optimized for mass measurements and is to be used for
biosensing in vacuum and air. Mask definition with line
widths down to 500 nm has been shown, and by tuning
the anisotropic RIE process parameters the line width could
be reduced further. Successful fabrication of suspended
cantilevers has been demonstrated, as well as the possibility
to combine the technique with EBL exposure of resist. This
latter point opens up possibilities in terms of cost reduction
and pattern definition flexibility as well as the possibility of
patterning radiation sensitive surfaces at low EBL energies.
At present, DWL defined cantilever structures are to be
characterized and a measurement set-up is being built for
molecular immobilization experiments.
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Abstract
A dry release method for fabrication of suspended nanostructures is presented. The technique has been combined
with an anti-stiction treatment for fabrication of nanocantilever based nanoelectromechanical systems (NEMS). The
process combines a dry release method, using a supporting layer of photoresist which is removed using oxygen ashing in
a reactive ion etcher (RIE), with CHF3 plasma induced deposition of an ﬂuorocarbon (FC) ﬁlm acting as an anti-
stiction coating. All in a single RIE sequence. The dry release process is contamination free and batch process com-
patible. Furthermore, the technique enables long time storage and transportation of produced devices without the risk
of stiction. By combining the dry release method with a plasma deposited anti-stiction coating both fabrication induced
stiction, which is mainly caused by capillary forces originating from the dehydration of meniscuses formed between
suspended structures and the substrate during processing, as well as in-use stiction, occurring during mechanical op-
eration of the system, are avoided.
 2004 Elsevier B.V. All rights reserved.
Keywords: Dry release; Anti-stiction; Suspended nanocantilever; Nanoelectromechanical system
1. Introduction
The possibility to fabricate mechanical devices
in the nanometer regime enables development of
novel sensor systems. Such nanoelectromechanical
sensor systems are commonly fabricated using
processing techniques adopted from standard sur-
face micro machining. For instance, metal masking
by lift-oﬀ techniques, reactive ion etching and wet
etching of sacriﬁcial layers has readily been adop-
ted from microelectromechanical systems (MEMS)
fabrication for the development of nanoelectro-
mechanical systems (NEMS). However as the di-
mensions decrease the role of surface physics
increases and as a consequence stiction of sus-
pended nanostructures becomes a large problem.
The fabrication of suspended NEMS structures,
e.g. nanocantilevers for biosensing purposes [1], are
typically released by isotropic wet etching of a sac-
riﬁcial SiO2 layer beneath a structural Si layer.
Fabricated structures are typically separated by
distances of the order of a lm.Hence, there is a large
risk of stiction caused by capillary forces originating
from the dehydration of meniscuses formed
*Corresponding author.
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between suspended structures and the substrate
after complementary rinsing following the wet
etching step [2]. Large eﬀort has to be put into the
rinsing and drying steps in order to avoid stiction.
Methods such as freeze drying [3] or vapor phase
hydroﬂuoric acid (HF) etching [4] prevent meniscus
formation. However, these techniques are generally
complicated processes with reproducibility issues.
Even if the release method has been successful there
can be a risk of the structures coming into contact
with nearby surfaces during mechanical operation,
hence leading to permanent ‘‘in-use’’ stiction due to
Van der Waals or electrostatic forces [2].
Here we present a release technique used for
nanostructure fabrication, which combines a dry
release and an anti-stiction coating. After wet etching
of the sacriﬁcial layer the rinsing agents are substi-
tuted with standard photoresist. After coating and
soft baking, the photoresist acts as a support for
suspended nanostructures, as suggested by Orpana
et al. [5]. Here we demonstrate that such a dry release
method can be implemented in NEMS production.
It is shown that the release technique does not
damage structures of nanometer dimensions. Fur-
thermore, it is contamination free which is important
for the fabrication of sensor systems. Another beneﬁt
is the possibility to store and transport a fabricated
device without the risk of stiction induced by elec-
trostatic interaction or mechanical chock.
The photoresist is removed using RIE in a ox-
ygen plasma. In addition, in order to reduce in-use
stiction after dry release, structures have been
treated with a CHF3 plasma which deposits a
ﬂuorocarbon (FC) ﬁlm acting as an anti-stiction
layer. Plasma deposited FC ﬁlms have previously
been used as anti-stiction layers and have shown
excellent anti-stiction properties [6]. Moreover,
plasma deposition has shown to produce thin FC
ﬁlm thicknesses of the order of a few nm [7], which
is highly desirable in NEMS production.
2. Experimental
The combined dry release and anti-stiction
treatment has been used for the fabrication of
nanocantilever based NEMS integrated on com-
plementary metal oxide semiconductor (CMOS)
chips [8]. Nanocantilevers have been fabricated out
of the poly-Si layer of the CMOS. Beneath a 600
nm thick structural poly-Si layer lies a 1 lm thick
sacriﬁcial SiO2 layer.
The process steps are schematically described in
Fig. 1. The cantilevers are deﬁned by anisotropic
RIE of the poly-Si layer using an electron beam
lithography (EBL) deﬁned Al etch mask. The
cantilevers are released from the substrate by an
isotropic wet etch of the sacriﬁcial SiO2 layer, us-
ing HF, and thoroughly rinsed in de-ionized water.
The sample is not allowed to dry at any point
during the rinsing/coating process. Subsequently,
the sample is placed in acetone, after which AZ
5214E photoresist (Clariant GmbH) is applied until
the liquid covering the sample is concentrated re-
sist. The resist covered sample is then spun at 3000
rpm for 30 s and subsequently soft-baked at 90 C,
resulting in a 1.7 lm thick resist layer fully en-
capsulating the suspended nanostructures, as
shown in Fig. 2(a). By inspection with an optical
microscope of the focal plane of the cantilever,
compared to the electrodes, one can determine if
the cantilever indeed is freestanding.
Fig. 1. Schematic description of the process steps involved in the dry release method of suspended MEMS/NEMS structures. (a) A 30
nm thick Al metal mask has been deposited on a poly-Si/SiO2/Si substrate using EBL, (b) The Al mask is used as an etch mask for
anisotropic RIE of the poly-Si, (c) BHF is used for isotropic wet etching of the SiO2 followed by rinsing with DI-H20, the water is
replaced by acetone after which AZ 5214E photoresist is applied until the ﬁnal liquid covering the sample is concentrated resist. The
sample is spun and soft-baked at 90 C. (d) The sample is treated with oxygen ashing, removing all resist after which a CHF3 plasma is
used for the deposition of an anti-stiction coating consisting of a FC ﬁlm.
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The structures are dry released using oxygen
ashing (99:20 sccm O2:N2, 30 W, 80 mTorr for 15
min) in a RIE. Next, a thin hydrophobic FC layer
is deposited without removing the device from the
RIE, using a CHF3 plasma (40 sccm CHF3, 30 W,
40 mTorr for 2 min), after which the structures are
fully released and freestanding as shown in
Fig. 2(c)–(d). The FC deposition was adopted
from a CHF3 plasma process optimized for FC
passivation of Si surfaces in anisotropic RIE.
3. Results
By using the combined dry release method and
anti-stiction coating the fabrication through-put
has increased signiﬁcantly compared to when
freeze drying is used. One of the problems with the
freeze drying technique is the risk of contamina-
tion. Fig. 2(b) shows an example of a cantilever
structure with large amount of contaminants on
the surface after freeze drying. This is highly un-
desirable for the production of any sensor system
and becomes a critical issue when the contami-
nating particles and the dimensions of the me-
chanical sensor system are of the same size. The
contaminants might be induced by contamination
of the freeze drying liquid with water or other
chemicals.
In contrast to freeze drying, the developed dry
release and anti-stiction treatment has never dis-
played sign of contamination.
Fig. 2. (a) Optical image showing a suspended nanocantilever structure integrated on a CMOS chip. The nanocantilever is suspended
between two electrode structures used for electrostatic actuation as well as capacitive read-out. The nanocantilever is fully encapsulated
in resist and is not sticking, (b) SEM image of a nanocantilever structure released by freeze drying. A large amount of contamination is
evident, (c)–(d) SEM images showing nanocantilever structures fabricated using the dry release method and anti-stiction coating. The
cantilevers are 30 lm long with a line width of roughly 450 nm [(c) top view] and 600 nm [(d) tilted view], the line width is increased at
the cantilever end-point due to EBL proximity eﬀects. The cantilever thickness is 600 nm and the gap between the cantilever and the
substrate is 1 lm.
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X-ray emission spectroscopy was used for the
conﬁrmation of the existence of the FC ﬁlm. X-ray
emission spectra acquired with energy dispersive
spectrometry (EDS) inside a scanning electron
microscope (SEM) using 3 keV electrons show a
clear ﬂuorine signal at 0.69 keV and a carbon
signal at 0.28 keV as shown in Fig. 3. An untreated
Si reference sample does not display these peaks,
conﬁrming the existence of the FC coating.
Ellipsometry was not a viable way to measure
the FC ﬁlm thickness due to the very thin cover-
age. Similar FC plasma coatings have previously
been examined by X-ray photoelectron spectros-
copy (XPS) and revealed a ﬁlm thickness of about
5 nm [7].
4. Conclusion
In conclusion we have successfully developed a
dry release method with anti-stiction treatment,
having greater reproducibility than freeze drying as
previously used for the fabrication of NEMS. The
technique is CMOS compatible. The dry release
process is robust, fast, contamination free and does
not damage mechanical structures of nm dimen-
sions. The resist layer functions as a supporting
layer for suspended nanostructures, preventing
adhesion due to capillary forces, electrostatic forces
and mechanical chock. Nanocantilevers for bio-
sensing have been fabricated using the dry release
method in combination with CHF3 plasma depo-
sition of FC anti-stiction coating. Furthermore, the
resist coated device can be transported and stored
without concern about stiction and the structures
can thereafter be released using oxygen ashing.
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Abstract
We present a laser lithography technique based on lift-oﬀ, for fast and ﬂexible prototyping of micro and nano-
electromechanical systems (MEMS/NEMS). The technique is based on direct laser writing on substrates coated with a
resist bi-layer consisting of polymethyl methacrylate (PMMA) on lift-oﬀ resist (LOR). Laser writing melts and evap-
orates the PMMA exposing the LOR. Oxygen ashing removes PMMA residues within the lithography pattern. A resist
solvent is used to transfer the pattern down to the substrate. The LOR is dissolved isotropically while the PMMA is
unaﬀected by the solvent, hence creating an undercut proﬁle. After metal evaporation a two-step lift-oﬀ process pre-
vents metal ﬂakes from adhering to the surface. First, warm acetone dissolves the PMMA and lifts oﬀ the metal layer,
then warm Remover PG removes the LOR and any remaining metal. Metal structures with line widths down to 600 nm
and dots with 600 nm diameters are presented.
 2004 Elsevier B.V. All rights reserved.
Keywords: Laser lithography; Nanoeletromechanical systems; Resist bi-layer; Direct write; Rapid prototyping
1. Introduction
Direct write laser lithography (DWL) is a
maskless lithography technique based on localized
beam-induced surface modiﬁcation. Several types
of sub-micrometer resolution DWL exists, e.g.
annealing of thin metal ﬁlms [1], etching of Si [2]
and deposition [3]. There are commercial direct
write systems available claiming minimum feature
sizes down to 500 nm [4] using UV laser induced
chemical modiﬁcation of photoresists. Such sys-
tems are, however, expensive and mainly used for
industrial fabrication of photolithography masks.
DWL bridges the gap between nanolithogra-
phy techniques such as electron beam lithography
(EBL), atomic force microscopy-based lithography
(AFM-L), both achieving sub 10 nm line widths,
and micrometer-resolution photolithography.
Here, we present a novel DWL technique using
lift-oﬀ, enabling sub-micrometer resolution over
cm2 areas. The developed technique is compatible
*Corresponding author.
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with post-processing on complementary metal
oxide semiconductor (CMOS) chips. CMOS
compatibility is important due to the possibility to
fabricate nanoelectromechanical systems (NEMS)
on CMOS for the development of compact/por-
table devices with increased functionality. NEMS
are commonly fabricated using lithography tech-
niques such as EBL [5] and AFM-L [1]. Both
techniques enable tremendous resolution but are
generally expensive, complicated and achieve low
throughput. Furthermore, EBL has CMOS com-
patibility problems due to e-beam irradiation
damage caused on thin gate oxides [6]. AFM-L is
CMOS compatible but sensitive to surface
roughness, hence the structural layer of the CMOS
needs to be smooth. Otherwise, tip-wear and tip-
jumping will make reproducible lithography im-
possible. The low throughput of AFM-L is also a
hinderance. Previously, DWL based on the local
annealing of thin Al ﬁlms has been investigated for
NEMS device fabrication [2]. However, the
method was shown not to be applicable on poly-Si
based CMOS due to surface roughness of the
structural poly-Si layer, being of the same order as
the Al ﬁlm thickness needed for annealing. This
lead to bad metal NEMS mask deﬁnition with
large amounts of pin-holes and defects occurring
during processing. CMOS post-processing using
thicker metal masks would signiﬁcantly increase
the throughput.
A lift-oﬀ based lithography method where a
thicker metal layer easily can be achieved has been
developed. Substrates coated with a resist bi-layer
are locally patterned by a laser beam which
evaporates the bi-layer. The process steps involved
are schematically displayed in Fig. 1. We use a bi-
layer resist method where diﬀerences in dissolution
rates makes it possible to create an evaporation-
mask in the upper resist layer. The bi-layer consists
of a top layer of polymethyl methacrylate
(PMMA; MicroChem) and a bottom layer of LOR
(MicroChem). The laser patterning is due to
thermal melting and evaporation of the bi-layer,
which results in a trench with a Gaussian proﬁle,
as displayed in the scanning electron microscope
(SEM) image in Fig. 2. Hence, the bi-layer is
necessary in order to have an undercut of the top
resist layer, which is desirable for lift-oﬀ processes.
The pattern line width can be controlled by vary-
ing the laser power, dwell time as well as the
thickness composition of the bi-layer. Further-
more, a two-step lift-oﬀ process makes the use of
ultra sonic agitation unnecessary.
2. Experimental
Structures were fabricated on standard 4-in.
silicon wafers. An argon ion laser (Coherent In-
nova) was used for the lithography, tuned to
k ¼ 488 nm and maximum power of 1 W. Optics,
as described by Boisen, et al. [1], allow the laser
Fig. 1. Schematic image describing the process steps involved
in lift-oﬀ based laser lithography. (a) Si substrates are coated
with a resist bi-layer of PMMA and LOR. (b) Laser lithogra-
phy, thermally removing PMMA and partly also LOR. (c)
Oxygen ashing removes PMMA residues within structures. (d)
Isotropic dissolution of LOR using MF 319 creates an undercut
proﬁle. (e) Thermal deposition of Al or Cr. (f) Warm Acetone is
used to dissolve the PMMA. (g) Warm Remover PG is used to
dissolution the LOR. (h) Pattern transfer to the Si by SF6:O2
reactive ion etching (this step has not always been used).
Fig. 2. SEM image of a cross-section of PMMA/LOR bilayer
on Si after laser writing; 300 nm PMMA and 700 nm LOR.
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beam to be focused to an optimal spot size of 500–
1000 nm. A CCD camera is used for alignment of
the laser beam on the sample, enabling lateral
control with a precision of a lm. The lithography
pattern is generated by moving the substrate on an
x–y stage (Newport PM 500) with a maximum scan
area of 100 · 100 mm. The x–y stage is set so that
the minimum distance between consecutive lines/
spots is 500 nm. As shown in the schematic process
Fig. 1, the silicon substrates are coated with LOR
and hard baked on a hot-plate at 220 C for 20
min. Next, the substrates are coated with PMMA
and baked at 180 C for 20 min (Fig. 1(a)). Vari-
ous bi-layer thickness compositions have been in-
vestigated, ranging from 300/700 nm to 120/70 nm
(PMMA/LOR), as measured by ellipsometry. The
laser beam is turned on and oﬀ synchronized with
the motion of the stage and patterns are deﬁned
through thermal evaporation of the bi-layer
(Fig. 1(b)). Important parameters are the laser
power and the spot dwell time (writing speed). The
laser spot power can been varied between 10 and
300 mW and the dwell time can be varied from 0.5
to 50 ms. After exposure, samples are treated with
oxygen ashing (99 sccm O2:20 sccm N2, 30 W, 80
mTorr for 20 s) using an STS reactive ion etcher,
in order to remove PMMA residues, which would
hinder the development of the LOR (Fig. 1(c)). In
order to transfer laser written patterns to the
substrate, the LOR is dissolved with diluted de-
veloper MF 319 (Shipley) (Fig. 1(d)). MF 319 is
mixed with deionized water to give a desired dis-
solution rate of tenths of nm per minute. A slow
process enhances control of the necessary undercut
proﬁle and prevents over development, in which
case the PMMA layer might collapse or break
apart. The LOR is dissolved isotropically, hence
creating a lower boundary on the minimum dis-
tance between lines. This is an inherent property of
the wet-etch process and a distance of at least 1.5
times the vertical resist thickness is needed between
structures. Metal deposition was carried out by
thermal evaporation of aluminum or chromium
(Fig. 1(e)). The lift-oﬀ process is carried out in two
steps. First, a warm acetone bath is used to expand
and dissolve the PMMA (Fig. 1(f)). This will cre-
ate cracks in the metal layer on top of the PMMA
and start an initial lift-oﬀ. The LOR is unaﬀected
by the acetone and will thus prevent metal ﬂakes
from adhering to the silicon substrate. Subse-
quently, warm Remover PG (MicroChem dis-
solves the LOR layer and remove the remaining
metal (Fig. 1(g)). Fabricated structures have been
examined using SEM and AFM.
3. Results and discussion
The laser written structures typically consisted
of 1 mm long line arrays and dot arrays. Arrays of
30 nm thick Cr dots with diameters ranging from
600 nm to 2 lm are displayed in Fig. 3(a)–(d). The
dots were written in 300/700 nm thick PMMA/
LOR using 15–50 mW laser power and 5 s dwell
time. Cr lines with a width of 600 nm and a
thickness of 30 nm were achieved using a 120/80
nm PMMA/LOR bi-layer with a laser power of 50
mW and a 50 ms dwell time (scan speed 0.01 mm/s)
and are shown in Fig. 3(e). Various bi-layer
thicknesses were investigated and it became clear
that the smallest line widths were achieved with the
thinnest bi-layer compositions investigated, 120/80
nm (PMMA/LOR). The PMMA layer should be
so thin that low laser power is needed to open up
windows in the bi-layer. Low laser power enables
Fig. 3. SEM images of Cr metal dots and lines after lift-oﬀ. The
laser dwell time for the dots was 5 s. (a and b) 100 nm thick Cr
metal dot array having a 5 lm grid, after 300/700 nm thick
PMMA/LOR lift-oﬀ. (a) Dot array having a 2 lm diameter (50
mW laser power). (b) Dot array having 1 lm diameter (15 mW
laser power). (c) A 100 nm thick/2 lm diameter Cr metal dot.
(d) A 30 nm thick/600 nm diameter Cr metal dot (30 mW laser
power, using 120/80 nm thick PMMA/LOR). (e) Magniﬁcation
of a 30 nm thick Cr metal line after lift-oﬀ using 120/80 nm
thick PMMA/LOR (50 mW laser power and a scan speed of
0.01 mm/s). The lines are 500–700 nm wide and 1 mm long.
Some resist residues and rip-oﬀ is evident in the images.
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good control over the laser spot size, reducing the
width of the Gaussian proﬁle for evaporation. For
thick bi-layer compositions lift-oﬀ with 100 nm
thick Cr has been achieved, and thicknesses of at
least 400 nm should be possible. The minimum line
width for the thickest bi-layer composition, 300/
700 nm PMMA/LOR, was roughly 1 lm. In order
to display the ﬂexibility of the technique, 30 nm
thick Cr metal masks have been produced for the
realization of NEMS. NEMS patterns which are
used for fabrication of nanocantilevers for bio-
sensing [7] are shown in Figs. 4 and 5. Fig. 4 shows
that the line separation can be made very small
without noticeable proximity eﬀects and thus
complex structures can be written in close vicinity.
Fig. 5 shows that the cantilever line width can be
controlled by varying the laser power at constant
writing speed. The edge roughness, which is of the
order of 100 nm, depends mainly on the mechan-
ical resolution of the x–y stage. This eﬀect can be
reduced by increasing the writing speed, but there
is a trade-oﬀ when increasing the scan speed since
then also increased laser power is needed for pat-
terning, which generally results in increased mini-
mum line width.
4. Conclusion
We have presented and discussed a laser li-
thography technique based on bi-layer resist in
order to create an undercut proﬁle for lift-oﬀ, en-
abling sub-micron line widths over large areas.
The beneﬁts of using lift-oﬀ based laser lithogra-
phy is that the technique is robust, fast and ﬂexible
compared to EBL and suitable for NEMS/MEMS
prototyping. Moreover, the technique is CMOS
compatible. The lift-oﬀ process makes it possible
to do lithography on rough surfaces (e.g. poly-Si)
for which other lithography techniques, e.g. AFM
lithography or local laser annealing are not suit-
able. Lift-oﬀ also enables ad-on structural pat-
terning of thick metal. Additionally, it should be
stressed that the method does not rely on ultra-
Fig. 5. SEM image showing the diﬀerence in line width after 30
nm thick Cr lift-oﬀ as function of laser power using an constant
writing speed of 0.5 mm/s. The cantilever width is approxi-
mately 650 nm in (a), using 40 mW, 800 nm in (b), using 50 mW
and 1 lm in (c), using 60 mW. The line edge roughness is
roughly 100 nm which is partly due to the mechanical resolu-
tion of the x–y stage. The scale bars are 5 lm.
Fig. 4. Optical image showing structures just after laser patterning using 120/80 nm thick PMMA/LOR. The distance between the
cantilever structure and the driver structures is set to 1 lm in (a) and 1.5 lm in (b), verifying that the technique can be used for creating
complex structures. The cantilever length is 20 lm.
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sonic agitation for the lift-oﬀ, but rather on a
combination of solvents, reducing the risk of
damaging fabricated nanostructures and also pre-
venting metal residue adsorbing on the structures
during lift-oﬀ. Finally, we have shown lift-oﬀ re-
sults in the shape of Cr dots and lines with a di-
ameter and line width of 600 nm. Also metal
masks for NEMS prototyping with the same line
widths have been produced.
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Chapter 16
CMOS Post-Process Sequence
1. Poly0 etch: The poly0 layer is etched by anisotropic RIE for 7 minutes. Recipe
ef aniso: 32:8 sccm SF6:O2, p=80 mTorr, P=35W.
2. HMDS: The chip is baked in vacuum and HMDS treated for 30 minutes in
order to improve the adhesion of the resist.
3. Resist spin-coating: AZ5214E is spin-coated at 1500 rpm for 30 seconds.
Resulting in a 2.5   m thick resist layer.
4. Resist baking: The resist is baked at 120◦C for 1 minute.
5. Photo lithography: The chip is exposed for 60 seconds and is thereafter
developed for 70 seconds using Nanomass mask1. This opens up holes in the
nanoarea for the release wet etch.
6. BHF underetching: The 1   m thick sacrificial Si02 is wet etched using BHF
for 15 minutes at an etch rate of approximately 75 nm per minute.
7. DI-water rinse: Thorough rinse in DI-water for 5 minutes. The chip is not
allowed to dry out which would cause stiction.
8. Resist removal: The chip is thoroughly rinsed with acetone in order to remove
the resist mask without letting the chip to dry out.





1. Propanol rinse: The chip is thoroughly rinsed in propanol without allowing
the chip to dry out.
2. Tert-butanol: The chip is immersed in liquid tert-butanol which has been
heated above the freezing point.
3. Solidification: The chip is placed on a ceramic cooling plate and the tert-
butanol solidifies.
4. Evaporation: The cooling plate is placed evacuated and the solid tert-butanol





1. Acetone suspension: The chip is placed in a small cup covered with acetone.
2. Resist rinse: Liquid resist is applied in large amounts until the liquid covering
the chip is concentrated resist.
3. Resist spin-coating: The chip is spun at 3000 rpm for 30 seconds followed by
baking at 90◦C for 1 minute, which results in a 1.7   m thick resist layer.
4. Plasma release: The resist is removed using oxygen plasma in a RIE. Recipe
cant us : 99:20 sccm O2:N2 for 10 minutes, p=300 mTorr and P=60W.
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